Professional Documents
Culture Documents
STMICROELECTRONICS
MC LC
MC LC...................................................................................................................................... 2
TNG QUAN V VI IU KHIN........................................................................................... 5
I.
II.
III.
VI IU KHIN ST7................................................................................................................... 9
I.
II.
S CHN .............................................................................................................................. 11
III.
S B NH V THANH GHI....................................................................................... 12
IV.
1.
Gii thiu.........................................................................................................................14
2.
3.
4.
5.
6.
7.
V.
DATA EEPROM.......................................................................................................................... 17
1.
2.
c im chnh. ............................................................................................................18
3.
VI.
1.
Gii thiu.........................................................................................................................19
2.
c im chnh. ............................................................................................................19
3.
VII.
NGT........................................................................................................................................ 23
1.
2.
3.
VIII.
1.
Gii thiu:........................................................................................................................28
2.
Chc nng:....................................................................................................................28
3.
4.
5.
6.
Ngt .................................................................................................................................31
IX.
1.
2.
3.
4.
X.
Cc lnh s hc.............................................................................................................65
2.
3.
Cc lnh x l bit............................................................................................................66
4.
Cc lnh nhy................................................................................................................67
5.
6.
Mt s lnh khc............................................................................................................68
XI.
1.
2.
3.
4.
nh a ch NO OFFSET INDEXED...............................................................................72
5.
6.
7.
8.
9.
10.
11.
nh a ch tng i .............................................................................................73
12.
VI IU KHIN ST7
10
I. GII THIU
ST7LITE2 l thnh vin ca h vi iu khin ST7. Tt c thit b ST7 c bn da trn nhn 8 bit
chun cng nghip bnh thng, nt c bit l c mt tp lnh nng cao.
ST7LITE2 m t b nh Flash vi kh nng lp trnh in-circuit(ICP) v in-application (IAP)theo
khi tng byte mt.
Di s iu khin ca phn mm, thit b ST7LITE2 c th c t ch WAIT (i), SLOW
(chm), hay HALT (ngh), s tiu th nng lng gim xung khi ng dng trng thi nhn ri (idle)
hay tm ngh (stand by).
Tp lnh v ch nh a ch ca ST7 cho thy sc mnh v tnh linh hot i vi nhng ngi
pht trin phn mm, cho php thit k m ng dng ngn gn v t hiu qu cao. Thm vo , tt c
vi iu khin ST7 c c im tnh ton trn tng bit, tnh ton s khng du 8x8 v ch nh a ch
gin tip.
Thit b c mt module debug trn chip (DM) h tr debug trn mch(ICD-in-circuit debugging).
II. S CHN
11
12
13
14
15
ICT (In-circuit testing) - load v thc thi mu kim tra ng dng ca user trong Ram
Bo v c v ghi
Lp trnh bnh thng, ch ny s dng Flash sector 0 v 1, option byte v data EEPROM
(nu c) c th c lp trnh hay xa .
ICP s dng giao thc c gi l ICC (In-ccuit communication) cho php mt vi iu khin cm
trn board mch in (PCB-printed ccuit board) giao tip vi thit b lp trnh bn ngoi thng qua cp .
ICP hot ng theo 3 bc:
a ST7 vo ch ICC : iu ny c thc hin bng cch iu khin chui tn hiu c bit
thng qua chn ICCCLK/DATA trong lc chn RESET mc thp. khi ST7 vo ch ICC, n
tm thy vector RESET c bit ch ti b nh h thng ca c cha th tc giao thc ICC. Th
tc ny cho php ST7 nhn bytes t giao tip ICC.
16
Trong thit b Flash , n c cho php v loi b thng qua bit FMP_R trong byte la chn
(option byte).
Trong thit b rom n c cho php bi la chn mt n c bit trong danh sch la chn
(option byte).
17
Ch : thanh ghi ny phc v cho lp trnh s dng ICP, IAP hay cc phng php lp trnh khc.
N iu khin lp trnh Flash v tc v xa.
Khi mt EPB hay cng c lp trnh khc c s dng( in socket or ICP mode), the RASS keys
c gi mt cch t ng.
V. DATA EEPROM
1. Gii thiu (Introduction).
B nh ch c c kh nng lp trnh xa bng in(EEPROM) c dng lu tr d liu. S
dng EEPROM yu cu mt giao thc truy xut c bn c m t trong chng ny.
18
2. c im chnh.
EEPROM in th n (mono-voltage)
Chu k lp trnh v xa
Qun l ch WAIT
Bo v c
3. Truy xut b nh .
Ch truy xut c /ghi vng nh DATA EEPROM c iu khin bi bit E2LAT ca thanh ghi
trng thi/ iu khin EEPROM(EECSR). Biu trong hnh 7 m t nhng ch truy xut vng nh
khc nhau.
Tc v c( Read Operation [E2LAT = 0]).
EEPROM c th c c nh b nh ROM bnh thng khi bit E2LAT ca thanh ghi EECSR
c xa.
19
i vi ST7, DATA EEPROM cng c th c dng thc thi m my. Trnh ghi ln vng nh
DATA EEPROM khi n ang thc thi lnh, iu ny c th dn ti mt on code khng c mong
i c thc thi.
Tc v ghi (E2LAT = 1)
truy xut ch ghi, bit E2LAT phi c lp bi phn mm( bit E2PGM cn li c xa)
2. c im chnh.
63 lnh c bn.
17 ch nh a ch chnh.
20
Program counter(PC): PC l thanh ghi 16-bit cha a ch ca lnh k tip c thc thi bi
CPU. N c to bi hai thanh ghi 8-bit, PCL l 8 bits thp, PCH l 8 bits cao
CONDITION CODE REGISTER (CC):
21
c / Ghi.
Gi tr khi to : 111x1xxx
Thanh ghi CC 8-bit cha trng thi ngt qung v 4 c trng thi ca kt qu va c tnh ton.
Thanh ghi ny c th c iu khin bi lnh push v pop.
Nhng bit ny c th c truy xut ring r hay c iu khin bi nhng cu lnh c bit.
Bit H (half cary): Bit ny c lp bi phn cng khi c nh xut hin gia bit 3 v 4 trong ALU
khi thc hin lnh ADD hoc ADC. N cng c reset bi phn cng khi thc hin nhng lnh trn.
H = 0: khng c half carry xut hin.
H = 1: c half carry xut hin.
Bit ny c kim tra bng lnh JRH hoc JRNH . bit H rt c ch trong chng trnh BCD.
Bit I (interrup mask): Bit ny c lp bi phn cng khi bc vo interrup hoc bng phn mm
kha tt c interrup ngoi tr interrup mm TRAP. Bit ny c xa bi phn mm
I = 0: cho php ngt
I = 1: cm ngt
Bit ny c iu khin bi lnh RIM,SIM,IRET v c kim tra bi lnh JRM v JRNM.
Bit N (Negative): Bit ny c set v clear bi phn cng. n biu din du kt ca qu ca php
ton s hc , n chnh l bit th 7 ca kt qu.
0: kt qu ca php tnh cui cng l dng hoc bng 0.
1: kt qu ca php tnh cui cng l m.
Bit ny c truy sut bi lnh JRMI v JRPL.
Bit Z (zero): Bit ny c lp v xa bi phn cng. bit ny ch ra rng kt qu ca php ton l 0.
0: kt qu php ton khc khng.
1: kt qu php ton bng khng.
Bit ny c truy xut bi lnh kim tra JREQ v JRNE.
22
Stack pointer l mt thanh ghi 16 bits lun lun ch n byte k tip trong vng stack. N b gim
i sau khi y d liu vo vng stack v tng ln sau khi ly d liu ra khi vng stack( Figure 11) .
Vng stack c 128 bytes c a ch t 0180h ti 01FFh . Sau khi reset MCU hay sau lnh reset
stack(RSP) con tr stack cha gi tr 01FFh( bit sp0 n sp6 c lp) a ch cao nht ca vng
stack .
Ch : khi vt qua a ch thp ca vng stack(0180h) con tr stack s ch n a ch cao nht
ca stack(01FFh) , v vy d liu trc s b ghi ln v b mt. Trng hp tng t khi stack
vt qua a ch cao nht ca stack.
Stack thng dng lu a ch tr v khi gi chng trnh con (tr v PC ca lnh tip theo li
gi chng trnh con ) v ng cnh CPU( PC+X+A+CC) khi c interrup .
23
VII. NGT
Nhn ST7 c th b ngt bi mt hoc hai yu t khc nhau: Cc ngt phn cng c th che
v ngt phn mm khng th che (TRAP). Lu qu trnh ngt c ch ra trong Figure 20.
Ngt c th che phi c khi ng bng cch gn 0 cho bit I c th c phc v. Tuy
nhin, vic v hiu ngt c th c cht v v tin hnh khi n chng c kch hot.
Ch : Sau khi reset, tt c cc ngt b v hiu ha.
Khi mt ngt c phc v:
Qu trnh bnh thng b nh ch sau khi thc thi xong lnh hin ti.
Cc thanh ghi PC, X, A v CC c lu vo trong stack.
Bit I ca thanh ghi CC c gn 1 ngn khng cho thm lnh ngt no c thc hin.
Thanh ghi PC c np gi tr vector ngt ca lnh ngt c phc v v lnh u tin
ca th tc phc v ngt s c tm np.
Th tc phc v ngt nn c kt thc bng cu lnh IRET phc hi trng thi cc thanh
ghi c a vo stack. Sau lnh IRET, bit I c xa v 0 v chng trnh chnh c phc
hi.
Qun l quyn u tin
Mc nh, mt phc v ngt khng th b ngt qung v bit I c gn gi tr 1 bi phn cng
bt u mt tc v ngt.
24
Trong trng hp khi mt vi ngt c din ra ng thi, quyn u tin do phn cng ch
nh s quyt nh mt trong s c thc hin trc.
Ngt v Ch tit kim nng lng
Tt c cc ngt cho php b x l thot khi ch tit kim nng lng WAIT. Ch c mt
s cc ngt ngoi c kh nng cho php b x l thot khi ch tit kim nng lng HALT.
2. Ngt ngoi
Vector ngt ngoi c th c np vo thanh ghi PC nu xy ra s kin ngt ngoi tng ng
v bit I c xa v 0. Nhng ngt ny cho php b x l thot khi ch tit kim nng lng
HALT
Cc tnh ngt ngoi c chn thng qua thanh ghi hn hp hoc thanh ghi ngt (nu c)
Mt ngt ngoi c kch hot s c cht v yu cu ngt s t ng b xa khi bt u th
tc phc v ngt.
25
Nu mt trong hai iu kin trn khng tha mn, Ngt s b kha v i cho n khi tha
mn.
Xa mt yu cu ngt c thc hin theo mt trong cc cch sau:
Ch : Qu trnh xa trn s reset li cht ni. V th cc ngt ang trong trng thi i s b
mt nu qu trnh trn c thc thi.
26
Nhng bit ny ch ra tnh nhy ngt cho ei3 (Cng B0) theo nh bng 6.
Bit 5:4 = IS2[1:0] -tnh nhy ei2
Nhng bit ny ch ra tnh nhy ngt cho ei2 (Cng B3) theo nh bng 6.
Bit 3:2 = IS1[1:0] -tnh nhy ei1
Nhng bit ny ch ra tnh nhy ngt cho ei1 (Cng A7) theo nh bng 6.
Bit 1:0 = IS0[1:0] -tnh nhy ei0
Nhng bit ny ch ra tnh nhy ngt cho ei0 (Cng A0) theo nh bng 6.
Ch :
27
28
2. Chc nng:
Mi cng u c mt thanh ghi Data (DR) v mt thanh ghi Data Direction (DDR). Thanh
ghi Option (OR)- Thanh ghi dng quy nh cng xut hay nhp- th c th c cung cp
hoc khng.
Mi chn I/O c lp trnh vi cc bit tng ng trn cc thanh ghi DDR, DR hay OR: bit x
tng ng vi chn x ca cng.
29
Gn 0 cho bit DDRx tng ng vi vic chn chn x l cng nhp. ch ny, bit DR s
cha gi tr t chn I/O tng ng.
Bit OR (nu c) dng thit lp cc ch cho cng nhp: th ni (floating) hay ko ln
(pull-up).
Ch :
1. Ghi gi tr vo thanh ghi DR s lm sa i gi tr ca cht (latch) nhng khng lm thay
i trng thi ca chn nhp.
2. Khng s dng cc lnh c/sa/ghi (BSET/BRET) sa gi tr thanh ghi DR
30
Ty vo thit b, c th thit lp mt cng I/O nh l mt cng nhn tn hiu ngt bng cch
gn gi tr 1cho bit ORx tng ng. chc nng ny mt tn hiu kch cnh hoc mt tn hiu s
trn cng nhp s sinh ra mt yu cu ngt thng qua vector ngt tng ng.
Vic nhn tn hiu kch cnh ln hay xung s c lp trnh c lp cho mi vector ngt.
Thanh ghi External Interrupt Control (EICR) hoc thanh ghi hn hp (Miscellaneous) s iu
khin cc trng thi ny, ty vo tng thit b.
2.2. Ch cng xut
Thit lp mt chn l cng xut bng cch gn 0 cho bit DDRx tng ng. Vic ghi bit DR
s gn mt gi tr s vo cng I/O thng qua cht. Vic c bit DR s tr v gi tr c cha
trc .
2.3. Chc nng thay th (alternative function):
Rt nhiu cng I/O c mt hoc nhiu chc nng alternate. Vic ny c th bao gm xut tn
hiu t, hoc nhn tn hiu vo mt thit b ngoi vi on-chip. Bng m t chn s m t tn hiu
ca thit b ngoi vi no c th l tn hiu xut/ nhp n cng no.
Mt tn hiu n t mt thit b ngoi vi on-chip c th l tn hiu xut trn mt chn I/O.
lm iu ny, chng ta s kch hot thit b ngoi vi on-chip nh l mt cng xut ( thit lp bit
trong thanh ghi Control ca thit b ngoi vi). Khi vic thit lp cc thit b ngoi vi s c u
tin cao hn vic thit lp cc cng I/O tiu chun. Trng thi ca cng I/O c th c c
a ch ca thanh ghi Data DR ca chn I/O tng ng.
Khi I/O c thit lp chc nng alternate th n s c th ni (floating), v nu trng
thi ko ln (pull-up) s lm tng s tiu th in nng. Trc khi s dng I/O nh mt cng
nhp alternate, phi thit lp n khng c ngt. Nu khng vic ngt c th b sai lch.
Cc cng I/O m c th c thit lp chc nng alternate cho c cc tn hiu tng t ln
cc tn hiu s th cn thm mt s ch c bit. Ngi s dng phi iu khin cc thit b
ngoi vi sao cho cc tn hiu khng n cng mt thi im ti cng mt chn.
31
6. Ngt
Mt s kin ngt ngoi xut hin khi cc bit tng ng cc thanh ghi DDR v OR l 1 v
bit I trong thanh ghi CC b xa v 0 (lnh RIM).
B m li t do kh lp trnh
Reset kh lp trnh
Reset (nu watchdog c kch hot) khi bit T6 tr v 0
C th chn reset ch HALT (tit kim nng lng) (thit lp bng cch chnh sa
byte option)
Phn cng Watchdog c th c chn bng Option Byte
32
Gi tr b m c cha trong thanh ghi CR (bit T[6:0]), gim sau mi 16000 chu k my,
v di khong thi gian m c th c lp trnh bi ngi s dng.
Nu watchdog c kch hot ( bit WDGA c gi tr 1) v khi b m 7-bit T[6:0] m ngc t
40h v 3Fh (T6 tr v 0), n s reset lai MCU ( thi gian trung bnh l 30.10-6s).
Chng trnh ng dng phi thit lp gi tr cho thanh ghi CR trong nhnng khong thi gian
u n trnh vic MCU b reset. B m c s dng l mt b m chy c lp: n m
xung c khi watchdog b v hiu. Gi tr trong thanh ghi CR phi nm gia FFh v C0h :
Sau mt ln reset, watchdog s b v hiu ha. Sau khi c kch hot, khng th v hiu ha
li watchdog, tr khi MCU c reset
33
2. B nh thi 12 bit t ng np li
2.1. Gii thiu
Bn ng ra PWM
2.2. c im chnh
34
35
Ch PWM
Ch ny cho php cc chn ng xut PWMx sinh ln n 4 tn hiu Pulse Width
Modulated (xung c iu chnh rng). Cc ng xut PWMx c th c kch hot hoc v
hiu bng cc bit OEx trong thanh ghi PWMCR
Tn s PWM v Duty Cycle
Bn tn hiu PWM c chung mt tn s (fPWM) c iu khin bi chu k b m v gi tr
thanh ghi ATR.
fPWM = fCOUNTER / (4096 ATR)
Theo cch thc di y,
36
Ch so snh ng xut
s dng chc nng ny, np mt gi tr 12-bit vo thanh ghi DCRxH v DCRxL. Khi b
m ln CNTR t n gi tr cha trong cc thanh ghi DCRxH v DCRxL, bit CMPF trong
thanh ghi PWMxCSR s c gn 1 v mt yu cu ngt c sinh nu bit CMPIE c gn 1.
Ch : Chc nng so snh ng xut ch c hiu lc khi gi tr DCRx khc 0 (gi tr khi to).
Chc nng Gin on (Break)
Chc nng Gin on c s dng shutdown trong tnh trn khn cp.
Chc nng Gin on c kch hot bi mt chn BREAK (tch cc mc thp). s dng
chn BREAK th trc phi gn gi tr 1 cho bit BPEN trong thanh ghi BREAKCR bng
phn mm.
Khi chn BREAK xut hin gi tr mc thp, bit BA s c gn 1 v chc nng Gin on
s c kch hot
Phn mm c th gn gi tr 1 cho bit BA kch hot chc nng gin on m khng cn s
dng chn BREAK.
Khi chc nng gin on c kch hot (Bit BA = 1):
Khi chc nng Gin on b v hiu sau khi thc hin gin on (bit BA c chuyn t 1
sang 0), vic iu khin cc ng xut PWM c chuyn sang cho cc thanh ghi Ng giao tip
(Port Register).
37
Bt tn hiu nhp
Thanh ghi 12 bit ATICR c s dng cht gi tr ca b m ln 12 bit chy t do sau
mt kch cnh ln hay xung c nhn thy trn chn ATIC. Khi mt s kin bt tn hiu xy
ra, bit ICF c gn 1 v thanh ghi ATICR cha gi tr ca b m ln. Mt ngt IC s c
sinh nu bit ICIE c gn gi tr 1. Thanh ghi ATICR l mt thanh ghi ch c v lun cha gi
tr ca b m ln chy t do vo thi im bt tn hiu ng nhp gn nht. Hn na vic bt tn
hiu nhp s b chn trong khi bit ICF c gi tr 1.
38
39
40
41
42
43
44
45
Thit b giao tip ngoi vi ni tip SPI cho php truyn thng ni tip ng b v song cng
hon ton vi mt thit b bn ngoi. Mt h thng SPI c th cha mt Master v mt hoc
nhiu Slave hoc ch cha mt trong hai.
3.2. c im chnh
46
3.3. M t chung
47
M t chc nng
48
Nh mt s thay th cho vic dng chn SS iu khin tn hiu chn slave, chng trnh
ng dng c th qun l tn hiu chn slave bng phn mm bng cch thit lp gi tr cho bit
SSM trong thanh ghi SPICSR
49
Khi chn slave bng phn mm bng cch s dng bit CSS trong thanh ghi SPICSR, chn SS
c t do s dng cho cc ng dng khc.
ch Master:
Tn hiu SS bn trong phi lun c gi mc cao.
ch Slave:
C hai trng hp ph thuc vo mi quan h inh thi d liu/xung clock
Nu CPHA=1 (d liu b kha cnh th 2 ca xung clock):
50
Trong ch master, xung clock ni tip c xut trn chn SCK. Tn s xung clock, cc
tnh v pha c nh cu hnh bng phn mm bi thanh ghi SPICSR.
Ch : Trng thi nhn ri ca SCK phi tng ng vi cc tnh c chn trn thanh ghi
SPICSR (SCK c ko ln cao nu CPOL = 1 v ko xung thp nu CPOL = 0).
thao tc SPI ch master, thc hin theo cc bc theo trt t :
Khi phn mm ghi vo thanh ghi SPIDR, byte d liu c np vo thanh ghi dch chuyn 8bit v sau c dch chuyn mt cch ni tip vo chn MOSI theo th t bit c trng s cao
thc hin trc.
Khi qu trnh truyn d liu hon thnh:
Bit SPIF c gn 1 bi phn cng.
Mt yu cu ngt c sinh nu bit SPIE mang gi tr 1 v mt n ngt trn thanh ghi
CCR b xa.
51
3.5. C li
Li ch Master (MODF)
Vic xa bit MODF v 0 c thc hin bng phn mm, qua qu trnh sau:
52
53
Mt trng Overrun din ra khi thit b master gi mt byte d liu m thit b slave cha xa
bit SPIF- c thay i trong ln truyn byte trc .
Khi xy ra li Overrun:
Trong trng hp ny, b m nhn cha gi tr byte c gi sau ln cui cng bit SPIF
c gn gi tr 0. Vic c thanh ghi SPIDR s tr v gi tr ca byte ny. Tt c nhng byte
khc s b mt.
Bit OVR s b xa v 0 khi cc tc v c thanh ghi SPICSR.
Li xung t ghi(WCOL)
54
Mt li xung t ghi xy ra khi phn mm c gng ghi ln thanh ghi SPIDR trong khi mt
qu trnh truyn d liu ang c thc hin vi mt thit b bn ngoi. Khi iu xy ra, qu
trnh truyn tip tc c thc hin cn tc v ghi s khng thnh cng.
Xung t ghi c th xy ra c master ln slave.
Ch : Mt xung t c s khng bao gi xy ra v d liu nhn c c t vo b
m- ni m mi truy cp lun c ng b vi tc v ca CPU
Bit WCOL trong thanh ghi SPICSR s c gn 1 nu xy ra xung t ghi.
S khng c ngt SPI no c sinh khi bit WCOL vn cn gi tr 1
Vic xa bit WCOL v 0 c thc hin thng qua mt trnh t cc thao tc phn mm (hnh
47).
Cu hnh mt master nhiu slave
H thng n master
H thng a master
55
Ch WAIT: SPI khng hot ng. Thit b s thot khi ch WAIT bng s kin ngt.
Ch HALT: Cc thanh ghi SPI b ng bng
ch HALT, SPI khng c kch hot. Chc nng SPI c phc hi khi thit b c
nh thc bi mt lnh ngt c chc nng gii phng khi ch HALT.
3.7. Ngt
56
Cc s kin ngt SPI c nh x ti cng mt vecter ngt. Chng s sinh mt tn hiu ngt
nu bit Enable Control tng ng c gn 1 v mt n ngt trong thanh ghi CC c reset
(lnh RIM).
3.8. M t thanh ghi
57
0: ch slave.
1: ch master. Chc nng ca chn SCK chuyn t mt ng nhp thnh mt ng xut v
chc nng ca cc chn MISO v MOSI th ngc li.
Bit 3 = CPOL Cc tnh xung
Bit ny c gn gi tr 1 hoc 0 bng phn mm. Bit ny xc nh trang thi nhn ri ca
xung ni tip. Bit CPOL tc ng c trong ch master ln ch slave
0: Chn SCK c trng thi nhn ri mc thp.
1: Chn SCK c trng thi nhn ri mc cao.
Bit 2 = CPHA Pha xung clock
Bit ny c gn 0 hoc 1 bng phn mm.
0: Kch cnh bt tn hiu c tnh l s chuyn trng thi u tin ca xung clock
1: Kch cnh bt tn hiu c tnh l s chuyn trang thi ln th hai ca tn hiu.
Ch : Slave phi c cng thit lp CPOL v CPHA nh master
Bit 1:0 = SPR[1:0] Tn s xung clock
Cc bit ny c gn gi tr bng phn mm. c s dng cng vi bit SPR2, chng dng
la chn gi tri baud rate ca xung ng ra ni tip SCK ch master.
Note: Hai bit ny khng c tc ng trong ch slave
58
59
Thanh ghi SPIDR c s dng truyn v nhn d liu trn cc tuyn ni tip. thit b
master, vic ghi gi tr vo thanh ghi ny s bt u vic truyn,nhn ca byte khc.
Ch : Trong sut chu k xung clock cui cng bit SPIF c gn gi tr 1, mt bn sao ca
byte d liu nhn c trong thanh ghi dch chuyn s c chuyn vo b m. Khi ngi dng
c thanh ghi xut nhp d liu SPIDR th trn thc t d liu trn vng m s c c. Tuy
nhin, vic ghi gi tr ln thanh ghi SPIDR s gn gi tr trc tip ln thanh ghi dch chuyn
truyn i.
60
B chuyn i 10 bit
61
62
63
Ch HALT: B chuyn i A/D b v hiu ha. Sau khi thot khi ch Halt, B
chuyn i A/D cn mt thi gian n nh tSTAB trc khi c th thc hin qu trnh
chuyn i mt cch chnh xc)
4.4. Ngt
64
65
Khi
AMPSEL=1
th
bt
buc
FADC
phi
nh
hn
hoc
bng
2. Cc lnh Logic
3. Cc lnh x l bit
66
Dest l mem
CLR d : Xa d.
d <= 00.
Dest l reg, mem. Flags N=0,Z=1
BCP d,s : So snh bt ca thanh ghi A vi mem
{N,Z} <= s AND d
Dest l thanh ghi A, Source l mem. Flags N,Z
RCF : reset c nh
C = 0. Flag C=0
WFI : Ch ngt .Flag I =0
RSP : reset stack pointer
SP = reset value
SCF : Thit lp c nh
C=1
RIM: Reset mt n chng ngt
I=0
SIM : Thit lp mt n chng ngt
I=1
4. Cc lnh nhy
JP d : nhy tuyt i n d.
PC <= d.
Dest l mem.
JRA d : nhy tng i mt on d. (always ???)
PC <= PC + d.
Dest l mem.
JRT d : nhy tng i nu true.
PC <= PC + d.
Dest l mem.
JRF d : khng bao gi nhy (???).Dest l mem.
BTJF d,b,rel : Nhy nu bit l false
PC=PC+rel IF (d AND (2**b))=0
Dest l mem. Flags C
BTJF d,b,rel : Nhy nu bit l true
PC=PC+rel IF (d AND (2**b))!=0
Dest l mem. Flags C
JRIH d : Nhy nu Port INT pin = 1. (no port interrupts)??
JRIL d : Nhy nu Port INT pin = 0. (port interrupts)??
JRH d : nhy nu H=1
H = 1? . Dest l mem
JRNH d : nhy nu H=0
H = 0? . Dest l mem
JRM d : nhy nu I=1
I= 1? . Dest l mem
JRNH d : nhy nu I=0
I = 0? . Dest l mem
67
LD d,s : Load s vo d
d <=s
Dest l reg, mem. Source l mem, reg. Flags N,Z
POP d : Ly phn t nh stack
d <= (++SP)
Dest l reg,CC. Flags H,I,N,Z,C
PUSH d : y phn t vo nh stack
o (--SP) <= d
Source l reg,CC.
6. Mt s lnh khc
68
69
Cc t kha:
d:
Destination
s:
Source
SP :
16 bit Stack pointer
PC :
Program Counter
CC:
Condition
Code
Register
<= , <=> :
Chuyn ni dung ca
mt v tr n v tr khc
A:
Accumulator register
X:
X index register
Y:
Y index register
ndx :
X or Y index register
reg :
mem :
rel:
b:
an 8 bit file register
Flag :
H:
I:
N:
Z:
C:
A, X or Y register
Memory location
Relative jump label
Bit address within
Haft carry bit
Interrupt mask bit
Negative bit
Zero bit
Carry/Borrow bit
70
71
1. nh a ch tc thi
BCP A, #$FF
XOR A, #%01001110
LD X, #255
INC variable
NEG variable
SRA variable
3. nh a ch trc tip di
Khng gian c th nh a ch l 0000 FFFF
72
CP Y, VARIABLE
SBC A, VARIABLE
4. nh a ch NO OFFSET INDEXED
Khng gian c th nh a ch l 00-FF
CPL (X)
DEC (Y)
OR A, (X)
RRC (variable, X)
SWAP (variable, Y)
6. nh a ch LONG INDEXED
Khng gian c th nh a ch l 0000-FFFF
ADD A, (variable, Y)
XOR A, (variable, X)
TNZ [variable]
CLR [variable]
V d nu label l mt symbol 8bit c nh ngha l $4B th lnh SWAP [label] s tro 4bit cao
v bn bit thp ca ni dung nh $4B
8. nh a ch gin tip di
Khng gian c th nh a ch l 0000 FFFF
73
ADC A, [variable.w]
BCP A, [variable.w]
RLC ([variable], Y)
LD X, ([variable], X)
10.
SUB A, ([variable.w], X)
AND A, ([variable.w], Y)
11.
nh a ch tng i
JRUGE label
CALLR label
12.
JRNC [label]
JRH [label]
74