Professional Documents
Culture Documents
1. General description
The 74HC4066; 74HCT4066 is a quad single pole, single throw analog switch. Each
switch features two input/output terminals (nY and nZ) and an active HIGH enable input
(nE). When nE is LOW, the analog switch is turned off. Inputs include clamp diodes. This
enables the use of current limiting resistors to interface inputs to voltages in excess of
VCC.
74HC4066; 74HCT4066
NXP Semiconductors
3. Ordering information
Table 1.
Ordering information
Type number
74HC4066N
Package
Temperature range
Name
Description
Version
40 C to +125 C
DIP14
SOT27-1
40 C to +125 C
SO14
SOT108-1
40 C to +125 C
SSOP14
SOT337-1
40 C to +125 C
TSSOP14
40 C to +125 C
74HCT4066N
74HC4066D
74HCT4066D
74HC4066DB
74HCT4066DB
74HC4066PW
74HCT4066PW
74HC4066BQ
74HCT4066BQ
SOT762-1
4. Functional diagram
1
13
4
5
1Y
1Z
13 #
1E
1
2Y
2Z
13 #
5#
2E
5#
8
6
3Y
3Z
12
4Y
4Z
10
10
Logic symbol
74HC_HCT4066
11
12 #
12 #
X1
1
X1
1
X1
1
10
X1
4E
(a)
001aad269
Fig 1.
6#
6#
3E
11
11
(b)
001aad270
Fig 2.
2 of 25
74HC4066; 74HCT4066
NXP Semiconductors
nY
nE
VCC
VCC
GND
nZ
001aad271
Fig 3.
5. Pinning information
1Y
terminal 1
index area
14 VCC
5.1 Pinning
14 VCC
1Z
13 1E
1Z
13 1E
12 4E
2Z
12 4E
2Y
4066
11 4Y
2E
(1)
10 4Z
3E
1Y
4066
11 4Y
10 4Z
2E
3E
3Z
GND
3Y
VCC
9
8
3Y
2Y
GND
2Z
3Z
001aac116
001aad268
Fig 4.
Fig 5.
Pin description
Symbol
Pin
Description
2, 3, 9, 10
1, 4, 8, 11
GND
ground (0 V)
13, 5, 6, 12
VCC
14
supply voltage
74HC_HCT4066
3 of 25
74HC4066; 74HCT4066
NXP Semiconductors
6. Functional description
Table 3.
Function table[1]
Input nE
Switch
OFF
ON
[1]
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
VCC
supply voltage
IIK
ISK
ISW
switch current
ICC
supply current
IGND
ground current
Tstg
storage temperature
total power dissipation
Ptot
P
[1]
[2]
power dissipation
Conditions
Min
Max
Unit
0.5
+11.0
20
mA
20
mA
25
mA
50
mA
50
mA
65
+150
DIP14 package
750
500
100
mW
Tamb = 40 C to +125 C
per switch
[1]
[2]
To avoid drawing VCC current out of terminal Z, when switch current flows in terminals Yn, the voltage drop across the bidirectional
switch must not exceed 0.4 V. If the switch current flows into terminal Z, no VCC current will flow out of terminals Yn. In this case there is
no limit for the voltage drop across the switch, but the voltages at Yn and Z may not exceed VCC or GND.
For DIP14 package: Ptot derates linearly with 12 mW/K above 70 C.
For SO14 package: Ptot derates linearly with 8 mW/K above 70 C.
For (T)SSOP14 packages: Ptot derates linearly with 5.5 mW/K above 60 C.
For DHVQFN14 packages: Ptot derates linearly with 4.5 mW/K above 60 C.
74HC_HCT4066
4 of 25
74HC4066; 74HCT4066
NXP Semiconductors
Symbol Parameter
VCC
supply voltage
Conditions
74HC4066
74HCT4066
Unit
Min
Typ
Max
Min
Typ
Max
2.0
5.0
10.0
4.5
5.0
5.5
VI
input voltage
GND
VCC
GND
VCC
VSW
switch voltage
GND
VCC
GND
VCC
Tamb
ambient temperature
40
+25
+125
40
+25
+125
t/V
VCC = 2.0 V
625
ns/V
VCC = 4.5 V
1.67
139
1.67
139
ns/V
VCC = 6.0 V
83
ns/V
VCC = 10.0 V
35
ns/V
9. Static characteristics
Table 6.
RON resistance per switch for types 74HC4066 and 74HCT4066
VI = VIH or VIL; for test circuit see Figure 6.
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
For 74HC4066: VCC GND = 2.0 V, 4.5 V, 6.0 V and 9.0 V.
For 74HCT4066: VCC GND = 4.5 V.
Symbol
RON(peak)
Parameter
ON resistance (peak)
40 C to +85 C
Conditions
Min
Max
Min
Max
54
118
142
42
105
126
32
88
105
80
RON(rail)
ON resistance (rail)
40 C to +125 C Unit
Typ[1]
[2]
Vis = GND
VCC = 2.0 V; ISW = 100 A
[2]
35
95
115
27
82
100
20
70
85
Vis = VCC
VCC = 2.0 V; ISW = 100 A
74HC_HCT4066
100
42
106
128
35
94
113
20
78
95
[2]
5 of 25
74HC4066; 74HCT4066
NXP Semiconductors
Table 6.
RON resistance per switch for types 74HC4066 and 74HCT4066 continued
VI = VIH or VIL; for test circuit see Figure 6.
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
For 74HC4066: VCC GND = 2.0 V, 4.5 V, 6.0 V and 9.0 V.
For 74HCT4066: VCC GND = 4.5 V.
Symbol
Parameter
40 C to +85 C
Conditions
Min
RON
ON resistance
mismatch between
channels
40 C to +125 C Unit
Typ[1]
Max
Min
Max
VCC = 4.5 V
VCC = 6.0 V
VCC = 9.0 V
VCC = 2.0 V
[2]
[1]
[2]
At supply voltages (VCC GND) approaching 2 V, the analog switch ON resistance becomes extremely non-linear. Therefore it is
recommended that these devices be used to transmit digital signals only, when using these supply voltages.
aaa-003459
60
RON
()
VCC = 4.5 V
50
VSW
6V
40
9V
VCC
30
nE
VIH
nY
Vis
nZ
20
GND
ISW
10
1.8
aaa-003458
Vis = 0 V to VCC
3.6
5.4
7.2
Vis (V)
9.0
Vis = 0 V to VCC
V SW
R ON = --------I SW
Fig 6.
74HC_HCT4066
Fig 7.
6 of 25
74HC4066; 74HCT4066
NXP Semiconductors
Table 7.
Static characteristics 74HC4066
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
Symbol
Parameter
Conditions
Min
Typ[1]
Max
Unit
VCC = 2.0 V
1.5
1.2
Tamb = 40 C to +85 C
VIH
VIL
II
VCC = 4.5 V
3.15
2.4
VCC = 6.0 V
4.2
3.2
VCC = 9.0 V
6.3
4.7
VCC = 2.0 V
0.8
0.5
VCC = 4.5 V
2.1
1.35
VCC = 6.0 V
2.8
1.80
VCC = 9.0 V
4.3
2.70
VCC = 6.0 V
1.0
VCC = 10.0 V
2.0
VI = VCC or GND
IS(OFF)
IS(ON)
ICC
supply current
1.0
1.0
VCC = 6.0 V
20.0
VCC = 10.0 V
40.0
per channel
CI
input capacitance
3.5
pF
Csw
switch capacitance
pF
VCC = 2.0 V
1.5
VCC = 4.5 V
3.15
VCC = 6.0 V
4.2
VCC = 9.0 V
6.3
VCC = 2.0 V
0.50
VCC = 4.5 V
1.35
VCC = 6.0 V
1.80
VCC = 9.0 V
2.70
VCC = 6.0 V
1.0
VCC = 10.0 V
2.0
1.0
1.0
Tamb = 40 C to +125 C
VIH
VIL
II
IS(OFF)
VI = VCC or GND
IS(ON)
74HC_HCT4066
7 of 25
74HC4066; 74HCT4066
NXP Semiconductors
Table 7.
Static characteristics 74HC4066 continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
Min
Typ[1]
Max
Unit
VCC = 6.0 V
40
VCC = 10.0 V
80
Conditions
Min
Typ[1]
Max
Unit
Symbol
Parameter
Conditions
ICC
supply current
[1]
Table 8.
Static characteristics 74HCT4066
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Vis is the input voltage at a Yn or Z terminal, whichever is assigned as an input.
Vos is the output voltage at a Yn or Z terminal, whichever is assigned as an output.
Symbol
Parameter
Tamb = 40 C to +85 C
VIH
2.0
1.6
VIL
1.2
0.8
II
1.0
IS(OFF)
1.0
per channel
IS(ON)
1.0
ICC
supply current
20.0
ICC
100
450
CI
input capacitance
3.5
pF
Csw
switch capacitance
pF
2.0
Tamb = 40 C to +125 C
VIH
VIL
0.8
II
1.0
IS(OFF)
1.0
IS(ON)
1.0
ICC
supply current
40
ICC
490
per channel
[1]
74HC_HCT4066
8 of 25
74HC4066; 74HCT4066
NXP Semiconductors
VCC
VCC
VIL
ISW
Yn
Vis
VIH
Z
ISW
GND
ISW
Yn
Vos
Vis
Vos
GND
aaa-003456
Fig 8.
aaa-003457
Fig 9.
40 C to +85 C
Conditions
tpd
Typ[1]
Max
Min
Max
[2]
VCC = 2.0 V
75
90
ns
VCC = 4.5 V
15
18
ns
VCC = 6.0 V
13
15
ns
10
12
ns
VCC = 2.0 V
44
190
225
ns
VCC = 4.5 V
16
38
45
ns
VCC = 5.0 V; CL = 15 pF
13
ns
VCC = 6.0 V
13
33
38
ns
VCC = 9.0 V
16
26
30
ns
36
125
150
ns
VCC = 4.5 V
13
25
30
ns
VCC = 5.0 V; CL = 15 pF
11
ns
VCC = 6.0 V
10
21
26
ns
16
20
ns
pF
VCC = 9.0 V
turn-off time
toff
turn-on time
ton
[4]
[3]
VCC = 2.0 V
VCC = 9.0 V
power dissipation
capacitance
CPD
[1]
[2]
[3]
74HC_HCT4066
40 C to +125 C Unit
Min
[5]
11
9 of 25
74HC4066; 74HCT4066
NXP Semiconductors
[4]
[5]
tpd
40 C to +85 C
Conditions
nY to nZ or nZ to nY; RL = ;
see Figure 10
Min
Max
Min
Max
15
18
ns
20
44
53
ns
16
ns
12
30
36
ns
12
ns
12
pF
[2]
VCC = 4.5 V
turn-off time
toff
[4]
VCC = 4.5 V
VCC = 5.0 V; CL = 15 pF
turn-on time
ton
[3]
VCC = 4.5 V
VCC = 5.0 V; CL = 15 pF
power dissipation per switch;
capacitance
VI = GND to (VCC 1.5 V)
CPD
[1]
[5]
[2]
[3]
[4]
[5]
40 C to +125 C Unit
Typ[1]
74HC_HCT4066
10 of 25
74HC4066; 74HCT4066
NXP Semiconductors
11. Waveforms
50 %
Vis input
tPLH
tPHL
50 %
Vos output
001aad555
VI
VM
E input
0V
tPLZ
tPZL
50 %
Vos output
10 %
tPHZ
tPZH
90 %
50 %
Vos output
switch ON
switch ON
switch OFF
aaa-003460
Measurement points
Type
VI
74HC4066
VCC
0.5VCC
74HCT4066
3.0 V
1.3 V
74HC_HCT4066
VM
11 of 25
74HC4066; 74HCT4066
NXP Semiconductors
VI
tW
90 %
negative
pulse
VM
0V
tf
tr
tr
tf
VI
90 %
positive
pulse
0V
VM
10 %
VM
VM
10 %
tW
VCC Vis
PULSE
GENERATOR
VCC
Vos
VI
S1
RL
open
DUT
RT
CL
GND
001aag732
Test data
Test
Input
Control E
Output
Switch Yn (Z)
tr, tf
Switch Z (Yn)
CL
RL
GND to VCC
6 ns
50 pF
open
GND to VCC
VCC
6 ns
50 pF, 15 pF
1 k
GND
GND to VCC
GND
6 ns
50 pF, 15 pF
1 k
VCC
VI[1]
Vis
tPHL, tPLH
GND
tPHZ, tPZH
tPLZ, tPZL
[1]
S1 position
74HC_HCT4066
12 of 25
74HC4066; 74HCT4066
NXP Semiconductors
Conditions
THD
fi = 1 kHz; RL = 10 k; CL = 50 pF;
see Figure 13
Min
Typ
Max
Unit
%
0.04
0.02
0.12
0.06
180
MHz
200
MHz
VCC = 4.5 V
50
dB
VCC = 9.0 V
50
dB
110
mV
220
mV
VCC = 4.5 V
60
dB
VCC = 9.0 V
60
dB
fi = 10 kHz; RL = 10 k; CL = 50 pF;
see Figure 13
VCC = 4.5 V; VI = 4.0 V (p-p)
VCC = 9.0 V; VI = 8.0 V (p-p)
f(3dB)
3 dB frequency response
[2]
VCC = 4.5 V
VCC = 9.0 V
iso
isolation (OFF-state)
crosstalk voltage
Vct
[1]
Xtalk
crosstalk
[1]
[1]
[2]
Adjust input voltage Vis to 0 dBm level at Vos for fi = 1 MHz (0 dBm = 1 mW into 50 ). After set-up, fi is increased to obtain a reading of
3 dB at Vos.
VCC
VCC
nE
VIH
2RL
10 F
nY/nZ
nZ/nY
fi
VO
2RL
CL
001aaj468
13 of 25
74HC4066; 74HCT4066
NXP Semiconductors
mna082
0
(dB)
20
40
60
80
100
10
102
103
104
105
106
fi (kHz)
a. Isolation (OFF-state)
VCC
VCC
nE
VIL
2RL
0.1 F
nY/nZ
nZ/nY
fi
VO
CL
2RL
dB
001aaj470
b. Test circuit
VCC = 4.5 V; GND = 0 V; RL = 600 ; Rsource = 1 k.
74HC_HCT4066
14 of 25
74HC4066; 74HCT4066
NXP Semiconductors
mna083
(dB)
10
102
103
104
105
106
fi (kHz)
VCC
nE
VIH
2RL
0.1 F
nY/nZ
fi
nZ/nY
VO
2RL
CL
dB
001aaj469
b. Test circuit
VCC = 4.5 V; GND = 0 V; RL = 50 ; Rsource = 1 k.
74HC_HCT4066
15 of 25
74HC4066; 74HCT4066
NXP Semiconductors
VCC
nE
VCC
VCC
GND
2RL
2RL
nY/nZ
nZ/nY
DUT
2RL
2RL
oscilloscope
CL
GND
mnb011
a. Circuit
V(pp)
mnb012
b. Crosstalk voltage
Fig 16. Test circuit for measuring crosstalk voltage (between the digital input and the switch)
VCC
1E
VIH
0.1 F
RL
2RL
1Y or 1Z
1Z or 1Y
CHANNEL
ON
fi
2RL
CL
VO1
VO2
2E
VIL
VCC
VCC
2RL
2RL
2Y or 2Z
2RL
2Z or 2Y
CHANNEL
OFF
2RL
CL
001aai846
Fig 17. Test circuit for measuring crosstalk (between the switches)
74HC_HCT4066
16 of 25
74HC4066; 74HCT4066
NXP Semiconductors
SOT27-1
ME
seating plane
A2
A1
c
e
w M
b1
(e 1)
b
MH
14
pin 1 index
E
10 mm
scale
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
UNIT
A
max.
A1
min.
A2
max.
b1
D (1)
E (1)
e1
ME
MH
Z (1)
max.
mm
4.2
0.51
3.2
1.73
1.13
0.53
0.38
0.36
0.23
19.50
18.55
6.48
6.20
2.54
7.62
3.60
3.05
8.25
7.80
10.0
8.3
0.254
2.2
inches
0.17
0.02
0.13
0.068
0.044
0.021
0.015
0.014
0.009
0.77
0.73
0.26
0.24
0.1
0.3
0.14
0.12
0.32
0.31
0.39
0.33
0.01
0.087
Note
1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.
REFERENCES
OUTLINE
VERSION
IEC
JEDEC
JEITA
SOT27-1
050G04
MO-001
SC-501-14
EUROPEAN
PROJECTION
ISSUE DATE
99-12-27
03-02-13
17 of 25
74HC4066; 74HCT4066
NXP Semiconductors
SOT108-1
A
X
c
y
HE
v M A
Z
8
14
Q
A2
(A 3)
A1
pin 1 index
Lp
1
detail X
w M
bp
2.5
5 mm
scale
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
UNIT
A
max.
A1
A2
A3
bp
D (1)
E (1)
HE
Lp
Z (1)
mm
1.75
0.25
0.10
1.45
1.25
0.25
0.49
0.36
0.25
0.19
8.75
8.55
4.0
3.8
1.27
6.2
5.8
1.05
1.0
0.4
0.7
0.6
0.25
0.25
0.1
0.7
0.3
0.01
0.16
0.15
0.010 0.057
inches 0.069
0.004 0.049
0.05
0.244
0.039
0.041
0.228
0.016
0.028
0.024
0.01
0.01
0.028
0.004
0.012
8o
o
0
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
REFERENCES
OUTLINE
VERSION
IEC
JEDEC
SOT108-1
076E06
MS-012
JEITA
EUROPEAN
PROJECTION
ISSUE DATE
99-12-27
03-02-19
18 of 25
74HC4066; 74HCT4066
NXP Semiconductors
SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm
SOT337-1
A
X
c
y
HE
v M A
Z
8
14
Q
A2
(A 3)
A1
pin 1 index
Lp
L
7
detail X
w M
bp
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
UNIT
A
max.
A1
A2
A3
bp
D (1)
E (1)
HE
Lp
Z (1)
mm
0.21
0.05
1.80
1.65
0.25
0.38
0.25
0.20
0.09
6.4
6.0
5.4
5.2
0.65
7.9
7.6
1.25
1.03
0.63
0.9
0.7
0.2
0.13
0.1
1.4
0.9
8o
o
0
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
OUTLINE
VERSION
SOT337-1
REFERENCES
IEC
JEDEC
JEITA
EUROPEAN
PROJECTION
ISSUE DATE
99-12-27
03-02-19
MO-150
19 of 25
74HC4066; 74HCT4066
NXP Semiconductors
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm
SOT402-1
c
y
HE
v M A
14
Q
(A 3)
A2
A1
pin 1 index
Lp
L
7
e
detail X
w M
bp
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
UNIT
A
max.
A1
A2
A3
bp
D (1)
E (2)
HE
Lp
Z (1)
mm
1.1
0.15
0.05
0.95
0.80
0.25
0.30
0.19
0.2
0.1
5.1
4.9
4.5
4.3
0.65
6.6
6.2
0.75
0.50
0.4
0.3
0.2
0.13
0.1
0.72
0.38
8o
o
0
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
OUTLINE
VERSION
SOT402-1
REFERENCES
IEC
JEDEC
JEITA
EUROPEAN
PROJECTION
ISSUE DATE
99-12-27
03-02-18
MO-153
20 of 25
74HC4066; 74HCT4066
NXP Semiconductors
DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
SOT762-1
14 terminals; body 2.5 x 3 x 0.85 mm
A
A1
E
detail X
terminal 1
index area
terminal 1
index area
e1
e
2
y1 C
v M C A B
w M C
Eh
e
14
13
9
Dh
2.5
5 mm
scale
DIMENSIONS (mm are the original dimensions)
UNIT
A(1)
max.
A1
D (1)
Dh
E (1)
Eh
e1
y1
mm
0.05
0.00
0.30
0.18
0.2
3.1
2.9
1.65
1.35
2.6
2.4
1.15
0.85
0.5
0.5
0.3
0.1
0.05
0.05
0.1
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
REFERENCES
OUTLINE
VERSION
IEC
JEDEC
JEITA
SOT762-1
---
MO-241
---
EUROPEAN
PROJECTION
ISSUE DATE
02-10-17
03-01-27
21 of 25
74HC4066; 74HCT4066
NXP Semiconductors
14. Abbreviations
Table 14.
Abbreviations
Acronym
Description
CMOS
ESD
ElectroStatic Discharge
HBM
MM
Machine Model
Revision history
Document ID
Release date
Change notice
Supersedes
74HC_HCT4066 v.7
20130402
74HC_HCT4066 v.6
74HC_HCT4066 v.5
Modifications:
74HC_HCT4066 v.6
Modifications:
20120718
The format of this data sheet has been redesigned to comply with the new identity
guidelines of NXP Semiconductors.
Legal texts have been adapted to the new company name where appropriate.
74HC_HCT4066 v.5
20041111
74HC_HCT4066 v.4
74HC_HCT4066 v.4
20030617
74HC_HCT4066_CNV v.3
74HC_HCT4066_CNV v.2
Product specification
74HC_HCT4066
22 of 25
74HC4066; 74HCT4066
NXP Semiconductors
Product status[3]
Definition
Development
This document contains data from the objective specification for product development.
Qualification
Production
[1]
Please consult the most recently issued document before initiating or completing a design.
[2]
[3]
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
16.2 Definitions
Draft The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
16.3 Disclaimers
Limited warranty and liability Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
74HC_HCT4066
23 of 25
74HC4066; 74HCT4066
NXP Semiconductors
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
NXP Semiconductors specifications such use shall be solely at customers
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors
standard warranty and NXP Semiconductors product specifications.
16.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
74HC_HCT4066
24 of 25
NXP Semiconductors
74HC4066; 74HCT4066
Quad single-pole single-throw analog switch
18. Contents
1
2
3
4
5
5.1
5.2
6
7
8
9
10
11
12
13
14
15
16
16.1
16.2
16.3
16.4
17
18
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Ordering information . . . . . . . . . . . . . . . . . . . . . 2
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
Pinning information . . . . . . . . . . . . . . . . . . . . . . 3
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
Functional description . . . . . . . . . . . . . . . . . . . 4
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4
Recommended operating conditions. . . . . . . . 5
Static characteristics. . . . . . . . . . . . . . . . . . . . . 5
Dynamic characteristics . . . . . . . . . . . . . . . . . . 9
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Additional dynamic characteristics . . . . . . . . 13
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 17
Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Revision history . . . . . . . . . . . . . . . . . . . . . . . . 22
Legal information. . . . . . . . . . . . . . . . . . . . . . . 23
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 23
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Contact information. . . . . . . . . . . . . . . . . . . . . 24
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section Legal information.