9/28/13

Digital Logic MCQ - Digital Logic Questions Answers | Avatto

Home | Suggestions | Contact Us

Search

Computer Notes

Computer Quiz

Viva Questions

Exam Questions

Online Test

Mock Test

NET Paper1 Material

Solved Papers

MCQ

Digital Logic MCQ

Quick Links

Home >Computer Science MCQ > Digital Logic MCQ > Combinational Circuits

Number Series MCQ

Alphabet Series MCQ
Coding Decoding
Questions
Digital Logic MCQ
Combinational Circuits
Logic functions & Minimization
Number representation and computer

6: Odd parity of word can beconveniently tested by

A.

OR gate

B.

AND gate

C.

NOR gate

D.

XOR gate

arithmetic

View Answer

Sequential Circuits
Artificial Intelligence
C Programming MCQ
Compiler Design MCQ
Computer Graphics MCQ
Computer Networking MCQ
Computer Organization Architecture
Data Mining MCQ
Data Structures MCQ
Data Warehousing MCQ
Database MCQ
Mathematical Logic MCQ
Object Oriented Programming
Operating System MCQ
Set Theory & Algebra MCQ
Software Engineering MCQ
Theory Of Computation MCQ
Unix
Web Technology MCQ
Windows Programming MCQ

Report Error

Comment

Classification Questions
Blood Relation Questions
Computer Awareness
Questions
Computer Hardware
MCQ

Answer & Explanation

General Knowledge
Questions

Answer: Option D
Explanation :

7: Identify the logic function performed by the circuit shown in the given figure

A.

Exclusive OR

B.

Exclusive NOR

C.

NAND

D.

NOR

View Answer

Report Error

Comment

Answer & Explanation

Answer: Option B
Explanation :

8: Which one of the following will give the sum of full adders as output ?

A.

Three point majority circuit

B.

Three bit parity checker

C.

Three bit comparator

D.

Three bit counter

View Answer

Report Error

Comment

Answer & Explanation

Answer: Option D

www.avatto.com/computer/exam/mcqs/digital-electronics/questions/90/2.html

1/2

9/28/13

Digital Logic MCQ - Digital Logic Questions Answers | Avatto

Explanation :

Digital Logic Online Test

Computer Organisation
Online Test

9: The number of full and half-adders required to add 16-bit numbers is

A.

8 half-adders, 8 full-adders

B.

1 half-adder, 15 full-adders

C.

16 half-adders, 0 full-adders

D.

4 half-adders, 12 full-adders

View Answer

Report Error

Computer Architecture
Online Test

Comment

Answer & Explanation

Answer: Option B
Explanation :
The one half-adder can add the least significant bit of the two
numbers. Full adders are required to add the remaining 15 bits
as they all involve adding carries.

846
Like
Send

10: The time required for a pulse to decrease from 90 to 10 per cent of its
maximum value is called

19
Tw eet

A.

Rise time

B.

Decay time

C.

Binary level transition period

D.

Propagation delay

123
View Answer

Report Error

Comment

Answer & Explanation

Answer: Option B
Explanation :

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Improve GMAT Verbal

e-gmat.com

Verbal SC+CR prep, 2500+ questions 100+ free questions, Free Trial
digital logic mcq,digital electronics mcq, digital logic multiple choice questions with answers, digital logic objective type questions answers , digital
logic mcq questions with answers, This Section covers multiple choice questions answers in Digital Logic that can be used for UGC NET Computer
Science, GATE Computer Science , Computer Engineering , PSU , IES , Phd Entrance Exam , Pre Phd Entrance Exam and other competitive
Exams.Digital Electronics Multiple Choice Questions and Answers , Digital Electronics MCQ Questions and Answers , digital electronics MCQ pdf

Home

Privacy Policy & Terms and Conditions

Disclaimer

About us

Contact Us

Copyright 2012-2013 Avatto.com

www.avatto.com/computer/exam/mcqs/digital-electronics/questions/90/2.html

2/2