You are on page 1of 43

5

PAGE
1
2
3
4
5
6-10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48

CONTENTS
COVER
BLOCK DIAGRAM
POWER DELIVERY
CLOCK DISTRIBUTION
REVISION HISTROY
SKT AM3 CPU
DDR3 DIMM A1
DDR3 DIMM B1
REVERSE
RS880-HT LINK
RS880-PCIE
RS880-SYSTEM
RS880-PWOER&SBD_MEM
CLOCK RTM880N-793
SB710-PCIE/PCI/CPU/LPC
SB710-ACPI/GPIO/USB/AUD
SB710-SATA/IDE/HWM/SPI
SB710-POWER&DECOUPLING
SB710-STRAP
CRT & DVI
PCI-E SLOT 1/2
PCI SLOT
IDE ATA 133
USB CONN
CODEC ALC662
AUDIO CONNECTOR
SUPER I/O ITE8721
H/W MON / FAN CONTROL
FDD / PS2 CONN / MH
COM&LPT CONNECTOR
ATX PWR / FRONT PANEL / LED
OVER VOLTAGE
FRONT USB
PWRGD / MISC DC-DC
VCC_CORE DC-DC CONVER
MEM POWER
NB/SB CORE POWER
REL8111DL/8102EL
BOM

Model Name :A88PC-M3S


Marketing name :A880G+
VER:6.1

CPU :
AM3,Including AthlonII / Phenom II/ Sempron
System Chipset :
AMD 880G
AMD SB710
On Board Chip :
Clock Gen. -- RealTek RTM880N-793
Azalia Codec -- RealTek ALC662
GigaBit Lan -- RealTek RTL8111DL
PWM Controller -- L6717
Super I/O -- IT8721FBX
SPI Flash 8Mb
Main Memory :
2 Channel DDR 3 * 2 (Max 4GB)

Expansion Slot :
PCI Express x16 Slot * 1
PCI Slot * 2
Heatsink :
NB: NBHS-A88G
SB: SBHS-A78G
I/O Pannel :
47-RIOBRACKET-84
PCB SIZE :
HW Engineer:
200.01 X 243.84mm
HW Leader:
4-layers-2116

Date:
Date:
A

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
document will be subject to the
applicable civil and/or criminal
penalties.

www.vinafix.vn

5 FinePrint pdfFactory Pro 4trial version http://www.fineprint.com


3
PDF created with

Title

COVER

Size
Document Number
Custom
Date:

Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet

of

43

M3 SOCKET

Clock Generator

TMDS

DVI/TMDS CON

DDRIII 800,1066,1333

UNBUFFERED
DDRIII DIMM2

16x16

OUT

HyperTransport
LINK

UNBUFFERED
DDRIII DIMM1

IN

RTM880N-793

DDRIII 800,1066,1333

128bit

AMD
AM3

AMD NB
RS880

HyperTransport LINK0 CPU I/F

VGA CON

INTEGRATED GRAPHICS
LVTM

PCIE
SLOT1

16X

1 16X PCIE VIDEO I/F

16X

1 1X PCIE I/F

C
Realtek RTL8111DL
Realtek RTL8102EL

4X
PCIE

A LINK

PCIE GPP0
X1

SPI I/F

SPI ROM

AMD SB

USB-4

USB-3

USB-2

USB-1

USB-0

SB700/SB710

USB 2.0

HD AUDIO I/F

USB2.0 (12)

AZILIA CODEC
ALC662

SATA II (6)
AZALIA
USB-5

USB-6

USB-7

USB-8

ATA 66/100/133

USB-9

SATA#1

SATA II I/F

SATA#2

SATA#3

SATA#4

ACPI
LPC I/F

STAP ROM

I2C I/F

ATA 66/100/133 I/F

INT RTC

IDE1

HW MONITOR

PCI BUS

PCI SLOT #1

HW
MONITOR

PCI SLOT #2

DESKTOP M2 POWER

ITE LPC SIO8721

RS780C
CORE & PCIE POWER
COM

FLOPPY

KBD
MOUSE

HW
MONITOR

LPT

DDR MEMORY POWER

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
BLOCK
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn

5
4 trial version http://www.fineprint.com
3
PDF created with
FinePrint pdfFactory Pro

DIAGRAM
Rev
6.1

A88PC-M3S

Date:

Tuesday, June 29, 2010

Sheet

of

43

4
CPU
PW
12V
+/-5%

ATX P/S WITH 1A STBY CURRENT


5VSB
+/-5%

5V
+/-5%

3.3V
+/-5%

12V
+/-5%

-12V
+/-5%

VRM SW
REGULATOR

DDRIII DIMMs

D
+5VDUAL_MEM (S0,S5)

AM3
VDDA 2.5V 0.2A
VDDCORE
VDD_CPUCORE_RUN (S0, S1)/VDD_CPUNB_RUN (S0, S1)
0.8-1.55V
CPU_VTT_SUS (S0,S1,S3)
110AMEM I/F
DDRIII
CPU_VDDIO_SUS(S0,S1,S3)
VTT 2A, VDD
10AVLDT 1.2V 0.5A

CPU_VDDA_RUN (S0, S1)

2.5V SHUNT
REGULATOR

0.75V VTT_DDR
REGULATOR

VDDHT/RX 1.1V 1.2A

VDD MEM 12A

VCC 1.1V SW
REGULATOR

VDDHTTX 1.2V 0.5A


VDDPCIE 1.1V 2A

+1.1V RX780/RS780; +1.2V RS740 (S0, S1)


VCC 1.1V SW
REGULATOR

NB CORE VDDC
1.1V 7A
VDDA18PCIE 1.8V 0.9A

+1.1V RX780/RS780; +1.2V RS740 (S0, S1)


+1.8V(S0, S1)

1.8V LINEAR
REGULATOR

VCC 1.2V SW
REGULATOR

PLLs 1.8V 0.1A

1.5V LINEAR
REGULATOR

+1.2V(S0, S1)

RS880

VTT_DDR 2A

1.5V VDD SW
REGULATOR

VDD18/VDD18_MEM
1.8V 0.01A

+1.5V(S0, S1)

VDD_MEM 1.8V/1.5V 0.5A


AVDD 3.3V 0.135A

+3.3VSB (S0, S1, S3, S4, S5)


+3.3VDUAL (S0, S1, S3, S4, S5)
+3.3VSB REGULATOR
ACPI CONTROLLER

SB710
X4 PCI-E 0.8A
ATA I/O 0.5A

+5VDUAL (S0, S1, S3, S4, S5)

ATA PLL 0.01A


PCI-E PVDD 80mA
SB CORE 0.6A
CLOCK
1.2V STB LDO
REGULATOR

+1.2VSB (S5)

1.2V S5 PW 0.22A
3.3V S5 PW 0.01A
USB CORE I/O 0.2A
3.3V I/O 0.45A

AZALIA CODEC CON


3.3V CORE 0.3A
5V ANALOG 0.1A

12V 0.1A

PCI Slot (per slot)

A
+3.3VDUAL (S0, S1, S3)

5V

5.0A

3.3V

7.6A

12V

0.5A

3.3Vaux

0.375A

-12V

0.1A

X1 PCIE per

X16 PCIE

X16 PCIE

3.3V

3.0A

3.3V

3.0A

3.3V

3.0A

12V

0.5A

12V

5.5A

12V

5.5A

3.3Vaux

0.1A

USB X6 FR
VDD

USB X6 RL
VDD

5VDual

5VDual

2.0A

2.0A

2XPS/2
5VDual
1.0A

GBE
3.3V 0.5A (S0, S1)
3.3V 0.1A (S3)

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
POWER
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn

5
4 trial version http://www.fineprint.com
3
PDF created with
FinePrint pdfFactory Pro

DELIVERY
Rev
6.1

A88PC-M3S

Date:

Tuesday, June 29, 2010

Sheet

of

43

1 PAIR CPU CLK


200MHZ
HT ref clock
100MHZ DIFF(RX780/RS780)

DIMM2

3 PAIR MEM CLK

3 PAIR MEM CLK

DIMM1

AM3 CPU
AM3 SOCKET

HT REFCLK
66MHz SE(RS740)

AMD NB
RS880

NB Disp clock
100MHZ DIFF(RS780)

GPP Ref clock

NB-OSCIN
14.318MHZ

100MHZ
NB PCIE Ref clock

PCIE GPP CLK


100MHZ

PCI CLK0
NB_HT_CLK

PCI SLOT 1

33MHZ
PCI CLK1
33MHZ

PCI SLOT 2

AMD SB
SB710

14.318MHZ OSC

1 PAIR CPU CLK


200MHZ

D
CPU_HT_CLK

25M_48M_66M_OSC

(RS740/RX780)
HT REFCLK
66MHz SE(RS740)
100MHz
DIFF(RX780/RS780)

NB_DISP_CLK

GPP_CLK3
PCIE_RCLK/
NB_LNK_CLK

100MHZ

C
PCI CLK4

CLK GEN.

NB GFX PCIE CLK


100MHZ
NB GPP PCIE CLK
100MHZ (RX780)

SB_BITCLK

GFX Ref clock


100MHZ

SLT_GFX_CLK

PCIE GPP CLK


100MHZ

PCIE GPP SLOT 1 - 1 LANE

GPP Ref clock


100MHZ

GPP_CLK0

PCIE GPP CLK


100MHZ

PCIE GPP SLOT 2 - 4 LANES

GPP Ref clock


100MHZ

GPP_CLK1

PCIE GPP CLK


100MHZ

PCIE GBE

GPP Ref clock


100MHZ

GPP_CLK2

25MHZ OSC INPUT


USB CLK
48MHZ

32.768KHz

USB_CLK

25MHz
SATA

SIO CLK
48MHZ

HD AUDIO CON

48MHZ

PCIE GFX SLOT 1 - 16 LANES

PCIE GFX CLK


100MHZ

SUPER IO
IT8718F

33MHZ

25MHz

EXTERNAL

PCIE GPP CLK


100MHZ

External clock mode


BIOSTAR'S PROPRIETARY INFORMATION

Internal clock mode

Any unauthorized use, reproduction,


duplication, or disclosure of this
Title
document will be subject to the
CLOCK
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn

5
4 trial version http://www.fineprint.com
3
PDF created with
FinePrint pdfFactory Pro

DISTRIBUTION
Rev
6.1

A88PC-M3S

Date:

Tuesday, June 29, 2010

Sheet

of

43

Date

Rev

Description

2010/05/14

6.0

R329 change to 121 1% 0402


R332 change to 226 1% 0402

2010/05/14

6.0

Q68 E connect to SB IMC_CRST_L

2010/05/14

6.0

R228 NI

2010/05/14

6.0

CS4+ pull high to

2010/05/14

6.0

CPU SOCKET /SATA CONNECTOR VALUE CHANGE

2010/05/18

6.0

2010/05/18

6.0

2010/05/18
ADD CT25
2010/05/18
ADD CT34

2010/05/19

6.0

PC2PC51PC7

2010/05/19

6.0

PC3PC10PC39

2010/05/19

6.0

ADD C52,C53

2010/05/19

6.0

ADD cpu socket bottom CAP

2010/05/19

6.0

ADD R161

6.0

2010/05/19 UPDATE PWM_EN CIRCUIT

6.0

CAP COLAY

6.0

R386 change to 1k ohm

+V_CPU

FOR +1.5V_SUS

2010/05/21 ADD AR2 /C307/LC24 FOR EMI


2010/05/21
LCT1/LCT3/CT30/CT3/CT31 NI
2010/05/21
PC9/PC11/PC42 change to 4.7UF 16V Y5V 0805
PC8 change to 1000P

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
REVISION
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn

5
4 trial version http://www.fineprint.com
3
PDF created with
FinePrint pdfFactory Pro

HISTORY
Rev
6.1

A88PC-M3S

Date:

Tuesday, June 29, 2010

Sheet

of

43

HyperTransport

CPU1A

14 HTCPU_UPCNTL1
14 HTCPU_UPCNTL1_
14 HTCPU_UPCNTL
14 HTCPU_UPCNTL_

14 HTCPU_UP[15..0]
14 HTCPU_UP_[15..0]

HTCPU_UPCLK1
HTCPU_UPCLK1_
HTCPU_UPCLK0
HTCPU_UPCLK0_

N6
P6
N3
N2

L0_CLKIN_H1
L0_CLKIN_L1
L0_CLKIN_H0
L0_CLKIN_L0

L0_CLKOUT_H1
L0_CLKOUT_L1
L0_CLKOUT_H0
L0_CLKOUT_L0

AD5
AD4
AD1
AC1

HTCPU_DWNCLK1
HTCPU_DWNCLK1_
HTCPU_DWNCLK0
HTCPU_DWNCLK0_

HTCPU_UPCNTL1
HTCPU_UPCNTL1_
HTCPU_UPCNTL
HTCPU_UPCNTL_

V4
V5
U1
V1

L0_CTLIN_H1
L0_CTLIN_L1
L0_CTLIN_H0
L0_CTLIN_L0

L0_CTLOUT_H1
L0_CTLOUT_L1
L0_CTLOUT_H0
L0_CTLOUT_L0

Y6
W6
W2
W3

HTCPU_DWNCNTL1
HTCPU_DWNCNTL1_
HTCPU_DWNCNTL
HTCPU_DWNCNTL_

HTCPU_UP15
HTCPU_UP_15
HTCPU_UP14
HTCPU_UP_14
HTCPU_UP13
HTCPU_UP_13
HTCPU_UP12
HTCPU_UP_12
HTCPU_UP11
HTCPU_UP_11
HTCPU_UP10
HTCPU_UP_10
HTCPU_UP9
HTCPU_UP_9
HTCPU_UP8
HTCPU_UP_8

U6
V6
T4
T5
R6
T6
P4
P5
M4
M5
L6
M6
K4
K5
J6
K6

L0_CADIN_H15
L0_CADIN_L15
L0_CADIN_H14
L0_CADIN_L14
L0_CADIN_H13
L0_CADIN_L13
L0_CADIN_H12
L0_CADIN_L12
L0_CADIN_H11
L0_CADIN_L11
L0_CADIN_H10
L0_CADIN_L10
L0_CADIN_H9
L0_CADIN_L9
L0_CADIN_H8
L0_CADIN_L8

L0_CADOUT_H15
L0_CADOUT_L15
L0_CADOUT_H14
L0_CADOUT_L14
L0_CADOUT_H13
L0_CADOUT_L13
L0_CADOUT_H12
L0_CADOUT_L12
L0_CADOUT_H11
L0_CADOUT_L11
L0_CADOUT_H10
L0_CADOUT_L10
L0_CADOUT_H9
L0_CADOUT_L9
L0_CADOUT_H8
L0_CADOUT_L8

Y5
Y4
AB6
AA6
AB5
AB4
AD6
AC6
AF6
AE6
AF5
AF4
AH6
AG6
AH5
AH4

HTCPU_DWN15
HTCPU_DWN_15
HTCPU_DWN14
HTCPU_DWN_14
HTCPU_DWN13
HTCPU_DWN_13
HTCPU_DWN12
HTCPU_DWN_12
HTCPU_DWN11
HTCPU_DWN_11
HTCPU_DWN10
HTCPU_DWN_10
HTCPU_DWN9
HTCPU_DWN_9
HTCPU_DWN8
HTCPU_DWN_8

HTCPU_UP7
HTCPU_UP_7
HTCPU_UP6
HTCPU_UP_6
HTCPU_UP5
HTCPU_UP_5
HTCPU_UP4
HTCPU_UP_4
HTCPU_UP3
HTCPU_UP_3
HTCPU_UP2
HTCPU_UP_2
HTCPU_UP1
HTCPU_UP_1
HTCPU_UP0
HTCPU_UP_0

U3
U2
R1
T1
R3
R2
N1
P1
L1
M1
L3
L2
J1
K1
J3
J2

L0_CADIN_H7
L0_CADIN_L7
L0_CADIN_H6
L0_CADIN_L6
L0_CADIN_H5
L0_CADIN_L5
L0_CADIN_H4
L0_CADIN_L4
L0_CADIN_H3
L0_CADIN_L3
L0_CADIN_H2
L0_CADIN_L2
L0_CADIN_H1
L0_CADIN_L1
L0_CADIN_H0
L0_CADIN_L0

L0_CADOUT_H7
L0_CADOUT_L7
L0_CADOUT_H6
L0_CADOUT_L6
L0_CADOUT_H5
L0_CADOUT_L5
L0_CADOUT_H4
L0_CADOUT_L4
L0_CADOUT_H3
L0_CADOUT_L3
L0_CADOUT_H2
L0_CADOUT_L2
L0_CADOUT_H1
L0_CADOUT_L1
L0_CADOUT_H0
L0_CADOUT_L0

Y1
W1
AA2
AA3
AB1
AA1
AC2
AC3
AE2
AE3
AF1
AE1
AG2
AG3
AH1
AG1

HTCPU_DWN7
HTCPU_DWN_7
HTCPU_DWN6
HTCPU_DWN_6
HTCPU_DWN5
HTCPU_DWN_5
HTCPU_DWN4
HTCPU_DWN_4
HTCPU_DWN3
HTCPU_DWN_3
HTCPU_DWN2
HTCPU_DWN_2
HTCPU_DWN1
HTCPU_DWN_1
HTCPU_DWN0
HTCPU_DWN_0

HT LINK

14 HTCPU_UPCLK1
14 HTCPU_UPCLK1_
14 HTCPU_UPCLK0
14 HTCPU_UPCLK0_

HTCPU_UP[15..0]
HTCPU_UP_[15..0]

14
14
14
14

HTCPU_DWNCNTL1 14
HTCPU_DWNCNTL1_ 14
HTCPU_DWNCNTL 14
HTCPU_DWNCNTL_ 14

HTCPU_DWN[15..0]
SOCKET AM3 941 SMD

HTCPU_DWNCLK1
HTCPU_DWNCLK1_
HTCPU_DWNCLK0
HTCPU_DWNCLK0_

HTCPU_DWN_[15..0]

HTCPU_DWN[15..0]
HTCPU_DWN_[15..0]

14
14

BIOSTAR'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction,


duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
Document Number
penalties.
Custom
Date:

www.vinafix.vn

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

A
AM3 CPU HT
Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet

of

43

Vout=Vref (1.25V) X ( 1+R2/R1 )


=2.5V

+3.3V_DUAL

CPU_VDDA

Q79

18 CPU_CLKIN_N
HT_CPUPWRGD TP /NI
LDT_RST_

TP /NI

3900P 50V X7R 0402


R3
169 1% 0402
CPU_CLK_
TP /NI
C6
3900P 50V X7R 0402
SB_CPUPWRGD
LDT_STOP#
LDT_RST#

TP /NI

20 CPU_PRESENT#
R6

+1.5V_SUS

for cost down

CPU_CORE_FB

2
1

CPU_TDI
CPU_TRST#
CPU_TCK
CPU_TMS

23
CPU_TDI
23 CPU_TRST#
23
CPU_TCK
23
CPU_TMS

39 CPU_CORE_FB
39 CPU_CORE_FB_

+1.5V_SUS

R11
16.9 1% 0402

AL3

CPU_PRESENT_L

AL6
AK6
AK4
AL4

SIC
SID
SA0
ALERT_L

DBREQ_L
VDD_FB_H
VDD_FB_L
M_VDDIO_PWRGD

F3

TP /NI

E12

R16
R18
R20
R25

510 0402
510 0402
300 0402
300 0402

C50

F12
AH11
AJ11

39.2 1% 0402
39.2 1% 0402

TEST12

2
4
6
8

+1.5V_SUS

1
3
5
7

RN3
330 8P4R 0402

LDT_RST#
LDT_STOP#
SB_CPUPWRGD

G5

VID5
VID4
SVC/VID3
SVD/VID2
PVIEN/VID1
VID0

D2
D1
C1
E3
E2
E1

THERMDC
THERMDA
THERMTRIP_L
PROCHOT_L
TDO

A5

TP /NI

CORE_TYPE

TDI
TRST_L
TCK
TMS

G2
G1

CPU_M_VREFF
R13
R15

2
4
6
8
PWROK
LDTSTOP_L
RESET_L

CPU_CORE_FB
CPU_CORE_FB_

1
2

C9
D8
C7

MISC.

CPU_DBREQ#

0.1UF 16V Y5V 0402


1000P 50V X7R 0402

16,19,23 LDT_RST#
16,19 LDT_STOP#
19,39 SB_CPUPWRGD

CLKIN_H
CLKIN_L

VDDR_SENSE

CPU_M_VREFF

C47

VDDA_1
VDDA_2

A8
B8

AL10
AJ10
AH10
AL9

2N3904 SOT23

RN1
1K 8P4R 0402

C10
D10

TP_VDDIOSENSE1

+1.5V_SUS

R19
16.9 1% 0402

CPU_SIC
CPU_SID
CPU_ALERT_L

CLOSE TO CPU

23 CPU_DBREQ#

10K 0402

CPU1D

DBRDY
VDDIO_FB_H
VDDIO_FB_L
VDDNB_FB_H
VDDNB_FB_L

VDDR_SENSE
M_VREF
M_ZN
M_ZP

A10
B10
F10
E9
AJ7
F6

TEST25_H
TEST25_L
TEST19
TEST18
TEST13
TEST9

D6
E7
F8
C5
AH9

TEST17
TEST16
TEST15
TEST14
TEST12

CPU_THERMTRIP# 20

2010/05/28

1
3
5
7

CPU_CLK

R382
10K 0402 /NI

+1.5V_SUS

C5

18 CPU_CLKIN_P

CPU_CORE_FB_

C520

10UF 10V 0805 Y5V


10UF 10V 0805 Y5V
R2
0.1UF 16V Y5V 0402
51 1% 0402
3900P 50V X7R 0402

R2

C7
0.1UF 16V Y5V 0402 /NI

CPU_THERMTRIP

C521

Q1
AZ1117H-ADJ SOT-223

CPU_THERMTRIP#_B

2
C55

C21

I
O
A

1
R1
49.9 1% 0402

R1

CPU_VDDA CPU_VDDA

1UF 16V 0805 Y5V


2

C1
1

+5V

CPU_CORE_TYPE
K8_VID5
K8_VID4
K8_VID3
K8_VID1
K8_VID0

AG9
AG8
AK7
AL7

CPU_PROCHOT# 19
CPU_TDO

B6

CPU_DBRDY

PSI_L

V8
V7

2010/04/14

FBCLKOUT
FBCLKOUT*

TEST24
TEST23
TEST22
TEST21
TEST20

AK8
AH8
AJ9
AL8
AJ8

TEST24

J10
H9
AK9
AK5
G7
D4

C18
C20
F2
G24
G25
H25
L25
L26

RSVD1
RSVD2
RSVD3
RSVD4
RSVD5
RSVD6
RSVD7
RSVD8

RSVD9
RSVD10
RSVD11
RSVD12
RSVD13
RSVD14
RSVD15
RSVD16

INT. MISC.

23

23
TP /NI
TP /NI

VDDNB_FB_H 39
VDDNB_FB_L 39
TP_PSI_L

C11
D11

TEST7
TEST6
TEST3
TEST2

CPU_DBRDY
TP_VDDIOFB1
TP_VDDIOFB_1

TEST29_H
TEST29_L

TEST28_H
TEST28_L
TEST27
TEST26
TEST10
TEST8

CPU_TDO

AK11
AL11
G4
G3

HTREF1
HTREF0

39

39
39
39
39
39
39

CPU_THERMDC 31
CPU_THERMDA 31

CPU_THERMTRIP

AK10

F1

E5
AJ5
AH7
AJ6

K8_VID5
K8_VID4
K8_VID3
K8_VID2
K8_VID1
K8_VID0

TP /NI
R12
R14

44.2 1% 0402
44.2 1% 0402

R17

80.6 1% 0402

+1.2V_HT

8/5/8/20
LAYOUT: ROUTE 80 OHM DIFF IMPEDENCE
LAYOUT: PLACE WITHIN 1 INCH OF CPU

TEST22
R30

TEST20

330 0402

TEST27
TEST26

L30
L31
AD25
AE24
AE25
AJ18
AJ20
AK3

for cost down


+1.5V_SUS

+1.5V_SUS

RN4
CPU_SID
CPU_ALERT_L
CPU_SIC
CPU_THERMTRIP#_B

8
6
4
2

RN5
TEST27
CPU_PROCHOT#
CPU_THERMTRIP
TEST26

7
5
3
1
1K 8P4R 0402

8
6
4
2

7
5
3
1
330 8P4R 0402

SOCKET AM3 941 SMD

TEST20
TEST12
TEST24
TEST22

RN34

8
6
4
2

BIOSTAR'S PROPRIETARY INFORMATION

7
5
3
1

Any unauthorized use, reproduction,


duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

330 8P4R 0402

Date:

www.vinafix.vn

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

AM3 CPU CTRL/STRAPS


Rev
6.1

A88PC-M3S
Sheet

Tuesday, June 29, 2010

of

43

MA_CLK_H7
MA_CLK_L7
MA_CLK_H6
MA_CLK_L6
MA_CLK_H5
MA_CLK_L5
MA_CLK_H4
MA_CLK_L4
MA_CLK_H3
MA_CLK_L3
MA_CLK_H2
MA_CLK_L2
MA_CLK_H1
MA_CLK_L1
MA_CLK_H0
MA_CLK_L0

11 MEM_MA0_CS_L1
11 MEM_MA0_CS_L0

AC25
AA24

MA0_CS_L1
MA0_CS_L0

11 MEM_MA0_ODT1
11 MEM_MA0_ODT0

AE28
AC28

MA0_ODT1
MA0_ODT0

AD27
AA25

MA1_CS_L1
MA1_CS_L0

11 MEM_MA0_CLK_H0
11 MEM_MA0_CLK_L0
11 MEM_MA0_CLK_H1
11 MEM_MA0_CLK_L1

AE27
AC27

E20

11 MEM_MA_CAS_L
11 MEM_MA_WE_L
11 MEM_MA_RAS_L

AB25
AB27
AA26

MA_CAS_L
MA_WE_L
MA_RAS_L

11 MEM_MA_BANK2
11 MEM_MA_BANK1
11 MEM_MA_BANK0

N25
Y27
AA27

MA_BANK2
MA_BANK1
MA_BANK0

L27
M25

11 MEM_MA_CKE1
11 MEM_MA_CKE0
MEM_MA_ADD[15..0]
MEM_MA_ADD15
MEM_MA_ADD14
MEM_MA_ADD13
MEM_MA_ADD12
MEM_MA_ADD11
MEM_MA_ADD10
MEM_MA_ADD9
MEM_MA_ADD8
MEM_MA_ADD7
MEM_MA_ADD6
MEM_MA_ADD5
MEM_MA_ADD4
MEM_MA_ADD3
MEM_MA_ADD2
MEM_MA_ADD1
MEM_MA_ADD0
MEM_MA_DQS_H[8..0]
MEM_MA_DQS_H7
MEM_MA_DQS_L7
MEM_MA_DQS_H6
MEM_MA_DQS_L6
MEM_MA_DQS_H5
MEM_MA_DQS_L5
MEM_MA_DQS_H4
MEM_MA_DQS_L4
MEM_MA_DQS_H3
MEM_MA_DQS_L3
MEM_MA_DQS_H2
MEM_MA_DQS_L2
MEM_MA_DQS_H1
MEM_MA_DQS_L1
MEM_MA_DQS_H0
MEM_MA_DQS_L0
MEM_MA_DQS_L[8..0]
MEM_MA_DM7
MEM_MA_DM6
MEM_MA_DM5
MEM_MA_DM4
MEM_MA_DM3
MEM_MA_DM2
MEM_MA_DM1
MEM_MA_DM0
MEM_MA_DM[8..0]

11 MEM_MA_ADD[15..0]

MA1_ODT1
MA1_ODT0

11 MEM_MA_RESET_L

11 MEM_MA_DQS_H[8..0]

11 MEM_MA_DQS_L[8..0]

11 MEM_MA_DM[8..0]

MA_RESET_L

MA_CKE1
MA_CKE0

M27
N24
AC26
N26
P25
Y25
N27
R24
P27
R25
R26
R27
T25
U25
T27
W24

MA_ADD15
MA_ADD14
MA_ADD13
MA_ADD12
MA_ADD11
MA_ADD10
MA_ADD9
MA_ADD8
MA_ADD7
MA_ADD6
MA_ADD5
MA_ADD4
MA_ADD3
MA_ADD2
MA_ADD1
MA_ADD0

AD15
AE15
AG18
AG19
AG24
AG25
AG27
AG28
D29
C29
C25
D25
E19
F19
F15
G15

MA_DQS_H7
MA_DQS_L7
MA_DQS_H6
MA_DQS_L6
MA_DQS_H5
MA_DQS_L5
MA_DQS_H4
MA_DQS_L4
MA_DQS_H3
MA_DQS_L3
MA_DQS_H2
MA_DQS_L2
MA_DQS_H1
MA_DQS_L1
MA_DQS_H0
MA_DQS_L0

AF15
AF19
AJ25
AH29
B29
E24
E18
H15

MA_DM7
MA_DM6
MA_DM5
MA_DM4
MA_DM3
MA_DM2
MA_DM1
MA_DM0

MEM CHA

CPU1C

MA_DATA63
MA_DATA62
MA_DATA61
MA_DATA60
MA_DATA59
MA_DATA58
MA_DATA57
MA_DATA56
MA_DATA55
MA_DATA54
MA_DATA53
MA_DATA52
MA_DATA51
MA_DATA50
MA_DATA49
MA_DATA48
MA_DATA47
MA_DATA46
MA_DATA45
MA_DATA44
MA_DATA43
MA_DATA42
MA_DATA41
MA_DATA40
MA_DATA39
MA_DATA38
MA_DATA37
MA_DATA36
MA_DATA35
MA_DATA34
MA_DATA33
MA_DATA32
MA_DATA31
MA_DATA30
MA_DATA29
MA_DATA28
MA_DATA27
MA_DATA26
MA_DATA25
MA_DATA24
MA_DATA23
MA_DATA22
MA_DATA21
MA_DATA20
MA_DATA19
MA_DATA18
MA_DATA17
MA_DATA16
MA_DATA15
MA_DATA14
MA_DATA13
MA_DATA12
MA_DATA11
MA_DATA10
MA_DATA9
MA_DATA8
MA_DATA7
MA_DATA6
MA_DATA5
MA_DATA4
MA_DATA3
MA_DATA2
MA_DATA1
MA_DATA0

AE14
AG14
AG16
AD17
AD13
AE13
AG15
AE16
AG17
AE18
AD21
AG22
AE17
AF17
AF21
AE21
AF23
AE23
AJ26
AG26
AE22
AG23
AH25
AF25
AJ28
AJ29
AF29
AE26
AJ27
AH27
AG29
AF27
E29
E28
D27
C27
G26
F27
C28
E27
F25
E25
E23
D23
E26
C26
G23
F23
E22
E21
F17
G17
G22
F21
G18
E17
G16
E15
G13
H13
H17
E16
E14
G14

MEM_MA_DATA[0..63]
MEM_MA_DATA63
MEM_MA_DATA62
MEM_MA_DATA61
MEM_MA_DATA60
MEM_MA_DATA59
MEM_MA_DATA58
MEM_MA_DATA57
MEM_MA_DATA56
MEM_MA_DATA55
MEM_MA_DATA54
MEM_MA_DATA53
MEM_MA_DATA52
MEM_MA_DATA51
MEM_MA_DATA50
MEM_MA_DATA49
MEM_MA_DATA48
MEM_MA_DATA47
MEM_MA_DATA46
MEM_MA_DATA45
MEM_MA_DATA44
MEM_MA_DATA43
MEM_MA_DATA42
MEM_MA_DATA41
MEM_MA_DATA40
MEM_MA_DATA39
MEM_MA_DATA38
MEM_MA_DATA37
MEM_MA_DATA36
MEM_MA_DATA35
MEM_MA_DATA34
MEM_MA_DATA33
MEM_MA_DATA32
MEM_MA_DATA31
MEM_MA_DATA30
MEM_MA_DATA29
MEM_MA_DATA28
MEM_MA_DATA27
MEM_MA_DATA26
MEM_MA_DATA25
MEM_MA_DATA24
MEM_MA_DATA23
MEM_MA_DATA22
MEM_MA_DATA21
MEM_MA_DATA20
MEM_MA_DATA19
MEM_MA_DATA18
MEM_MA_DATA17
MEM_MA_DATA16
MEM_MA_DATA15
MEM_MA_DATA14
MEM_MA_DATA13
MEM_MA_DATA12
MEM_MA_DATA11
MEM_MA_DATA10
MEM_MA_DATA9
MEM_MA_DATA8
MEM_MA_DATA7
MEM_MA_DATA6
MEM_MA_DATA5
MEM_MA_DATA4
MEM_MA_DATA3
MEM_MA_DATA2
MEM_MA_DATA1
MEM_MA_DATA0

MA_DQS_H8
MA_DQS_L8

J28
J27

MEM_MA_DQS_H8
MEM_MA_DQS_L8
MEM_MA_DM8
MEM_MA_CHECK[7..0]
MEM_MA_CHECK7
MEM_MA_CHECK6
MEM_MA_CHECK5
MEM_MA_CHECK4
MEM_MA_CHECK3
MEM_MA_CHECK2
MEM_MA_CHECK1
MEM_MA_CHECK0

MA_DM8

J25

MA_CHECK7
MA_CHECK6
MA_CHECK5
MA_CHECK4
MA_CHECK3
MA_CHECK2
MA_CHECK1
MA_CHECK0

K25
J26
G28
G27
L24
K27
H29
H27

MA_EVENT_L

W30

MEM_MA_DATA[0..63] 11

AJ19
AK19
AL19
AL18
U31
U30
W29
W28
Y31
Y30
V31
W31
A18
A19
C19
D19

MB_CLK_H7
MB_CLK_L7
MB_CLK_H6
MB_CLK_L6
MB_CLK_H5
MB_CLK_L5
MB_CLK_H4
MB_CLK_L4
MB_CLK_H3
MB_CLK_L3
MB_CLK_H2
MB_CLK_L2
MB_CLK_H1
MB_CLK_L1
MB_CLK_H0
MB_CLK_L0

12 MEM_MB0_CS_L1
12 MEM_MB0_CS_L0

AE30
AC31

MB0_CS_L1
MB0_CS_L0

12 MEM_MB0_ODT1
12 MEM_MB0_ODT0

AF31
AD29

MB0_ODT1
MB0_ODT0

AE29
AB31

MB1_CS_L1
MB1_CS_L0

AG31
AD31

MB1_ODT1
MB1_ODT0

12 MEM_MB0_CLK_H0
12 MEM_MB0_CLK_L0
12 MEM_MB0_CLK_H1
12 MEM_MB0_CLK_L1

12 MEM_MB_RESET_L

B19

12 MEM_MB_CAS_L
12 MEM_MB_WE_L
12 MEM_MB_RAS_L

AC29
AC30
AB29

MB_CAS_L
MB_WE_L
MB_RAS_L

12 MEM_MB_BANK2
12 MEM_MB_BANK1
12 MEM_MB_BANK0

N31
AA31
AA28

MB_BANK2
MB_BANK1
MB_BANK0

M31
M29

12 MEM_MB_CKE1
12 MEM_MB_CKE0
12 MEM_MB_ADD[15..0]

12 MEM_MB_DQS_H[8..0]

MEM_MA_CHECK[7..0] 11

12 MEM_MB_DQS_L[8..0]
MEM_MA_EVENT_L 11
R348 1K 0402 +1.5V_SUS

12 MEM_MB_DM[8..0]

MEM_MB_ADD[15..0]
MEM_MB_ADD15
MEM_MB_ADD14
MEM_MB_ADD13
MEM_MB_ADD12
MEM_MB_ADD11
MEM_MB_ADD10
MEM_MB_ADD9
MEM_MB_ADD8
MEM_MB_ADD7
MEM_MB_ADD6
MEM_MB_ADD5
MEM_MB_ADD4
MEM_MB_ADD3
MEM_MB_ADD2
MEM_MB_ADD1
MEM_MB_ADD0
MEM_MB_DQS_H[8..0]
MEM_MB_DQS_H7
MEM_MB_DQS_L7
MEM_MB_DQS_H6
MEM_MB_DQS_L6
MEM_MB_DQS_H5
MEM_MB_DQS_L5
MEM_MB_DQS_H4
MEM_MB_DQS_L4
MEM_MB_DQS_H3
MEM_MB_DQS_L3
MEM_MB_DQS_H2
MEM_MB_DQS_L2
MEM_MB_DQS_H1
MEM_MB_DQS_L1
MEM_MB_DQS_H0
MEM_MB_DQS_L0
MEM_MB_DQS_L[8..0]
MEM_MB_DM7
MEM_MB_DM6
MEM_MB_DM5
MEM_MB_DM4
MEM_MB_DM3
MEM_MB_DM2
MEM_MB_DM1
MEM_MB_DM0
MEM_MB_DM[8..0]

MB_RESET_L

MB_CKE1
MB_CKE0

N28
N29
AE31
N30
P29
AA29
P31
R29
R28
R31
R30
T31
T29
U29
U28
AA30

MB_ADD15
MB_ADD14
MB_ADD13
MB_ADD12
MB_ADD11
MB_ADD10
MB_ADD9
MB_ADD8
MB_ADD7
MB_ADD6
MB_ADD5
MB_ADD4
MB_ADD3
MB_ADD2
MB_ADD1
MB_ADD0

AK13
AJ13
AK17
AJ17
AK23
AL23
AL28
AL29
D31
C31
C24
C23
D17
C17
C14
C13

MB_DQS_H7
MB_DQS_L7
MB_DQS_H6
MB_DQS_L6
MB_DQS_H5
MB_DQS_L5
MB_DQS_H4
MB_DQS_L4
MB_DQS_H3
MB_DQS_L3
MB_DQS_H2
MB_DQS_L2
MB_DQS_H1
MB_DQS_L1
MB_DQS_H0
MB_DQS_L0

AJ14
AH17
AJ23
AK29
C30
A23
B17
B13

MB_DM7
MB_DM6
MB_DM5
MB_DM4
MB_DM3
MB_DM2
MB_DM1
MB_DM0

SOCKET AM3 941 SMD

MEM CHB

CPU1B

AG21
AG20
AE20
AE19
U27
U26
V27
W27
W26
W25
U24
V24
G19
H19
G20
G21

MB_DATA63
MB_DATA62
MB_DATA61
MB_DATA60
MB_DATA59
MB_DATA58
MB_DATA57
MB_DATA56
MB_DATA55
MB_DATA54
MB_DATA53
MB_DATA52
MB_DATA51
MB_DATA50
MB_DATA49
MB_DATA48
MB_DATA47
MB_DATA46
MB_DATA45
MB_DATA44
MB_DATA43
MB_DATA42
MB_DATA41
MB_DATA40
MB_DATA39
MB_DATA38
MB_DATA37
MB_DATA36
MB_DATA35
MB_DATA34
MB_DATA33
MB_DATA32
MB_DATA31
MB_DATA30
MB_DATA29
MB_DATA28
MB_DATA27
MB_DATA26
MB_DATA25
MB_DATA24
MB_DATA23
MB_DATA22
MB_DATA21
MB_DATA20
MB_DATA19
MB_DATA18
MB_DATA17
MB_DATA16
MB_DATA15
MB_DATA14
MB_DATA13
MB_DATA12
MB_DATA11
MB_DATA10
MB_DATA9
MB_DATA8
MB_DATA7
MB_DATA6
MB_DATA5
MB_DATA4
MB_DATA3
MB_DATA2
MB_DATA1
MB_DATA0

AH13
AL13
AL15
AJ15
AF13
AG13
AL14
AK15
AL16
AL17
AK21
AL21
AH15
AJ16
AH19
AL20
AJ22
AL22
AL24
AK25
AJ21
AH21
AH23
AJ24
AL27
AK27
AH31
AG30
AL25
AL26
AJ30
AJ31
E31
E30
B27
A27
F29
F31
A29
A28
A25
A24
C22
D21
A26
B25
B23
A22
B21
A20
C16
D15
C21
A21
A17
A16
B15
A14
E13
F13
C15
A15
A13
D13

MEM_MB_DATA[0..63]
MEM_MB_DATA63
MEM_MB_DATA62
MEM_MB_DATA61
MEM_MB_DATA60
MEM_MB_DATA59
MEM_MB_DATA58
MEM_MB_DATA57
MEM_MB_DATA56
MEM_MB_DATA55
MEM_MB_DATA54
MEM_MB_DATA53
MEM_MB_DATA52
MEM_MB_DATA51
MEM_MB_DATA50
MEM_MB_DATA49
MEM_MB_DATA48
MEM_MB_DATA47
MEM_MB_DATA46
MEM_MB_DATA45
MEM_MB_DATA44
MEM_MB_DATA43
MEM_MB_DATA42
MEM_MB_DATA41
MEM_MB_DATA40
MEM_MB_DATA39
MEM_MB_DATA38
MEM_MB_DATA37
MEM_MB_DATA36
MEM_MB_DATA35
MEM_MB_DATA34
MEM_MB_DATA33
MEM_MB_DATA32
MEM_MB_DATA31
MEM_MB_DATA30
MEM_MB_DATA29
MEM_MB_DATA28
MEM_MB_DATA27
MEM_MB_DATA26
MEM_MB_DATA25
MEM_MB_DATA24
MEM_MB_DATA23
MEM_MB_DATA22
MEM_MB_DATA21
MEM_MB_DATA20
MEM_MB_DATA19
MEM_MB_DATA18
MEM_MB_DATA17
MEM_MB_DATA16
MEM_MB_DATA15
MEM_MB_DATA14
MEM_MB_DATA13
MEM_MB_DATA12
MEM_MB_DATA11
MEM_MB_DATA10
MEM_MB_DATA9
MEM_MB_DATA8
MEM_MB_DATA7
MEM_MB_DATA6
MEM_MB_DATA5
MEM_MB_DATA4
MEM_MB_DATA3
MEM_MB_DATA2
MEM_MB_DATA1
MEM_MB_DATA0

MB_DQS_H8
MB_DQS_L8

J31
J30

MEM_MB_DQS_H8
MEM_MB_DQS_L8
MEM_MB_DM8
MEM_MB_CHECK[7..0]
MEM_MB_CHECK7
MEM_MB_CHECK6
MEM_MB_CHECK5
MEM_MB_CHECK4
MEM_MB_CHECK3
MEM_MB_CHECK2
MEM_MB_CHECK1
MEM_MB_CHECK0

MB_DM8

J29

MB_CHECK7
MB_CHECK6
MB_CHECK5
MB_CHECK4
MB_CHECK3
MB_CHECK2
MB_CHECK1
MB_CHECK0

K29
K31
G30
G29
L29
L28
H31
G31

MB_EVENT_L

V29

MEM_MB_DATA[0..63] 12

MEM_MB_CHECK[7..0] 12

MEM_MB_EVENT_L 12
R347 1K 0402 +1.5V_SUS

SOCKET AM3 941 SMD

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
AM3
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

CPU MEMORY CHA/B


Rev
6.1

A88PC-M3S

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

Date:

Tuesday, June 29, 2010

Sheet

of

43

3
CPU_VDDNB

POWER/GND3

VDDNB_1
VDDNB_2
VDDNB_3
VDDNB_4
VDDNB_5
VDDNB_6
VDDNB_7
VDDNB_8
VDDNB_9
VDDNB_10
VDDNB_11
VDDNB_12
VDDNB_13
VDDNB_14

B2

NP/RSVD

H20
AE7

NP/VSS1
NP/VSS2

AA11
AA13
AA15
AA17
AA19
AA21
AA23
AB2
AB3
AB8
AB10
AB12
AB14
AB16
AB18
AB20
AB22
AC7
AC9
AC11
AC13
AC15
AC17
AC19
AC21
AC23
AD8
AD10
AD12
AD14
AD16
AD20
AD22
AD24
AE4
AE5
AE11
AF2
AF3
AF8
AF10
AF12
AF14
AF16

VSS_171
VSS_172
VSS_173
VSS_174
VSS_175
VSS_176
VSS_177
VSS_178
VSS_179
VSS_180
VSS_181
VSS_182
VSS_183
VSS_184
VSS_185
VSS_186
VSS_187
VSS_188
VSS_189
VSS_190
VSS_191
VSS_192
VSS_193
VSS_194
VSS_195
VSS_196
VSS_197
VSS_198
VSS_199
VSS_200
VSS_201
VSS_202
VSS_203
VSS_204
VSS_205
VSS_206
VSS_207
VSS_208
VSS_209
VSS_210
VSS_211
VSS_212
VSS_213
VSS_214

TP /NI

AJ1
AJ2
AJ3
AJ4

VLDT_A_1
VLDT_A_2
VLDT_A_3
VLDT_A_4

+1.2V_HT

A12
B12
C12
D12

VDDR_1
VDDR_2
VDDR_3
VDDR_4

+1.5V_SUS

M24
M26
M28
M30
P24
P26
P28
P30
T24
T26
T28
T30
V25
V26
V28
V30
Y24
Y26
Y28
Y29
AB24
AB26
AB28
AB30
AC24
AD26
AD28
AD30
AF30

1P2V_HT

VDDIO_1
VDDIO_2
VDDIO_3
VDDIO_4
VDDIO_5
VDDIO_6
VDDIO_7
VDDIO_8
VDDIO_9
VDDIO_10
VDDIO_11
VDDIO_12
VDDIO_13
VDDIO_14
VDDIO_15
VDDIO_16
VDDIO_17
VDDIO_18
VDDIO_19
VDDIO_20
VDDIO_21
VDDIO_22
VDDIO_23
VDDIO_24
VDDIO_25
VDDIO_26
VDDIO_27
VDDIO_28
VDDIO_29

VDDR_5
VDDR_6
VDDR_7
VDDR_8
VDDR_9

AG12
AH12
AJ12
AK12
AL12

VSS_215
VSS_216
VSS_217
VSS_218
VSS_219
VSS_220
VSS_221
VSS_222
VSS_223
VSS_224
VSS_225
VSS_226
VSS_227
VSS_228
VSS_229
VSS_230
VSS_231
VSS_232
VSS_233
VSS_234
VSS_235
VSS_236
VSS_237
VSS_238
VSS_239
VSS_240
VSS_241
VSS_242

AF18
AF20
AF22
AF24
AF26
AF28
AG10
AG11
AH14
AH16
AH18
AH20
AH22
AH24
AH26
AH28
AH30
AK2
AK14
AK16
AK18
AK20
AK22
AK24
AK26
AK28
AK30
AL5

+1.2V_HT

SOCKET AM3 941 SMD

+1.2V_HT_CPU

0.1UF 16V Y5V 0402

C56
C503
10UF 10V 0805 Y5V

C504
1UF 16V 0805 Y5V

C500
C59
1UF 16V 0805 Y5V /NI
1

C502
10UF 10V 0805 Y5V

2
C501
1UF 16V 0805 Y5V /NI
1

C499
10UF 10V 0805 Y5V
1

C57

+1.2V_HT

0.1UF 16V Y5V 0402

0.1UF 16V Y5V 0402

+1.2V_HT

C498
1UF 16V 0805 Y5V

C519
10UF 10V 0805 Y5V

BIOSTAR'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction,


duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

SOCKET AM3 941 SMD

Date:

H1
H2
H5
H6

SOCKET AM3 941 SMD

SOCKET AM3 941 SMD

VLDT_B_1
VLDT_B_2
VLDT_B_3
VLDT_B_4

POWER/GND4

A4
A6
B5
B7
C6
C8
D7
D9
E8
E10
F9
F11
G10
G12

M12
M14
M16
M18
M20
M22
N4
N5
N7
N9
N11
N13
N15
N17
N19
N21
N23
P2
P3
P8
P10
P12
P14
P16
P18
P20
P22
R7
R9
R11
R13
R15
R17
R19
R21
R23
T8
T10
T12
T14
T16
T18
T20
T22
U4
U5
U7
U9
U11
U13
U15
U17
U19
U21
U23
V2
V3
V10
V12
V14
V16
V18
V20
V22
W7
W9
W11
W13
W15
W17
W19
W21
W23
Y8
Y10
Y12
Y14
Y16
Y18
Y20
Y22
AA4
AA5
AA7
AA9

CPU1H

VSS_86
VSS_87
VSS_88
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
VSS_94
VSS_95
VSS_96
VSS_97
VSS_98
VSS_99
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
VSS_117
VSS_118
VSS_119
VSS_120
VSS_121
VSS_122
VSS_123
VSS_124
VSS_125
VSS_126
VSS_127
VSS_128
VSS_129
VSS_130
VSS_131
VSS_132
VSS_133
VSS_134
VSS_135
VSS_136
VSS_137
VSS_138
VSS_139
VSS_140
VSS_141
VSS_142
VSS_143
VSS_144
VSS_145
VSS_146
VSS_147
VSS_148
VSS_149
VSS_150
VSS_151
VSS_152
VSS_153
VSS_154
VSS_155
VSS_156
VSS_157
VSS_158
VSS_159
VSS_160
VSS_161
VSS_162
VSS_163
VSS_164
VSS_165
VSS_166
VSS_167
VSS_168
VSS_169
VSS_170

VDD_86
VDD_87
VDD_88
VDD_89
VDD_90
VDD_91
VDD_92
VDD_93
VDD_94
VDD_95
VDD_96
VDD_97
VDD_98
VDD_99
VDD_100
VDD_101
VDD_102
VDD_103
VDD_104
VDD_105
VDD_106
VDD_107
VDD_108
VDD_109
VDD_110
VDD_111
VDD_112
VDD_113
VDD_114
VDD_115
VDD_116
VDD_117
VDD_118
VDD_119
VDD_120
VDD_121
VDD_122
VDD_123
VDD_124
VDD_125
VDD_126
VDD_127
VDD_128
VDD_129
VDD_130
VDD_131
VDD_132
VDD_133
VDD_134
VDD_135
VDD_136
VDD_137
VDD_138
VDD_139
VDD_140
VDD_141
VDD_142
VDD_143
VDD_144
VDD_145
VDD_146
VDD_147
VDD_148
VDD_149
VDD_150
VDD_151
VDD_152
VDD_153
VDD_154
VDD_155
VDD_156
VDD_157
VDD_158
VDD_159
VDD_160
VDD_161
VDD_162
VDD_163
VDD_164
VDD_165
VDD_166
VDD_167
VDD_168
VDD_169
VDD_170

T15
T17
T19
T21
T23
U8
U10
U12
U14
U16
U18
U20
U22
V9
V11
V13
V15
V17
V19
V21
V23
W4
W5
W8
W10
W12
W14
W16
W18
W20
W22
Y2
Y3
Y7
Y9
Y11
Y13
Y15
Y17
Y19
Y21
Y23
AA8
AA10
AA12
AA14
AA16
AA18
AA20
AA22
AB7
AB9
AB11
AB13
AB15
AB17
AB19
AB21
AB23
AC4
AC5
AC8
AC10
AC12
AC14
AC16
AC18
AC20
AC22
AD2
AD3
AD7
AD9
AD11
AD23
AE10
AE12
AF7
AF9
AF11
AG4
AG5
AG7
AH2
AH3

+1.2V_HT_CPU

+1.2V_HT

CPU1G

VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9
VSS_10
VSS_11
VSS_12
VSS_13
VSS_14
VSS_15
VSS_16
VSS_17
VSS_18
VSS_19
VSS_20
VSS_21
VSS_22
VSS_23
VSS_24
VSS_25
VSS_26
VSS_27
VSS_28
VSS_29
VSS_30
VSS_31
VSS_32
VSS_33
VSS_34
VSS_35
VSS_36
VSS_37
VSS_38
VSS_39
VSS_40
VSS_41
VSS_42
VSS_43
VSS_44
VSS_45
VSS_46
VSS_47
VSS_48
VSS_49
VSS_50
VSS_51
VSS_52
VSS_53
VSS_54
VSS_55
VSS_56
VSS_57
VSS_58
VSS_59
VSS_60
VSS_61
VSS_62
VSS_63
VSS_64
VSS_65
VSS_66
VSS_67
VSS_68
VSS_69
VSS_70
VSS_71
VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
VSS_77
VSS_78
VSS_79
VSS_80
VSS_81
VSS_82
VSS_83
VSS_84
VSS_85

A3
A7
A9
A11
B4
B9
B11
B14
B16
B18
B20
B22
B24
B26
B28
B30
C3
D14
D16
D18
D20
D22
D24
D26
D28
D30
E11
F4
F14
F16
F18
F20
F22
F24
F26
F28
F30
G9
G11
H8
H10
H12
H14
H16
H18
H24
H26
H28
H30
J4
J5
J7
J9
J11
J13
J15
J17
J19
J21
J23
K2
K3
K8
K10
K12
K14
K16
K18
K20
K22
K24
K26
K28
K30
L7
L9
L11
L13
L15
L17
L19
L21
L23
M8
M10

POWER/GND2

VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
VDD_6
VDD_7
VDD_8
VDD_9
VDD_10
VDD_11
VDD_12
VDD_13
VDD_14
VDD_15
VDD_16
VDD_17
VDD_18
VDD_19
VDD_20
VDD_21
VDD_22
VDD_23
VDD_24
VDD_25
VDD_26
VDD_27
VDD_28
VDD_29
VDD_30
VDD_31
VDD_32
VDD_33
VDD_34
VDD_35
VDD_36
VDD_37
VDD_38
VDD_39
VDD_40
VDD_41
VDD_42
VDD_43
VDD_44
VDD_45
VDD_46
VDD_47
VDD_48
VDD_49
VDD_50
VDD_51
VDD_52
VDD_53
VDD_54
VDD_55
VDD_56
VDD_57
VDD_58
VDD_59
VDD_60
VDD_61
VDD_62
VDD_63
VDD_64
VDD_65
VDD_66
VDD_67
VDD_68
VDD_69
VDD_70
VDD_71
VDD_72
VDD_73
VDD_74
VDD_75
VDD_76
VDD_77
VDD_78
VDD_79
VDD_80
VDD_81
VDD_82
VDD_83
VDD_84
VDD_85

POWER/GND1

CPU1F
B3
C2
C4
D3
D5
E4
E6
F5
F7
G6
G8
H7
H11
H23
J8
J12
J14
J16
J18
J20
J22
J24
K7
K9
K11
K13
K15
K17
K19
K21
K23
L4
L5
L8
L10
L12
L14
L16
L18
L20
L22
M2
M3
M7
M9
M11
M13
M15
M17
M19
M21
M23
N8
N10
N12
N14
N16
N18
N20
N22
P7
P9
P11
P13
P15
P17
P19
P21
P23
R4
R5
R8
R10
R12
R14
R16
R18
R20
R22
T2
T3
T7
T9
T11
T13

+V_CPU

CPU1E

+V_CPU

www.vinafix.vn

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

Tuesday, June 29, 2010

AM3 CPU POWER/GND


Rev
6.1

A88PC-M3S
Sheet

of

43

2010/05/19
ADD C52,C53

+1.5V_SUS

Place cpu socket bottom

2010/05/19

ADD

BC20

10UF 10V 0805 Y5V


10UF 10V 0805 Y5V
2

BC41

1UF 16V 0805 Y5V

BC49

10UF 10V 0805 Y5V

BC44

10UF 10V 0805 Y5V

BC48
2

C19
0.1UF 16V Y5V 0402
2

C18
0.1UF 16V Y5V 0402
2

C17
10UF 10V 0805 Y5V

1
C16
0.1UF 16V Y5V 0402
2

C15
0.1UF 16V Y5V 0402
2

C14
10UF 10V 0805 Y5V
2

PLACE BOTTOM SIDE

C13
0.1UF 16V Y5V 0402

BC43

1UF 16V 0805 Y5V

CPU_VDDNB

+1.5V_SUS

BC22

10UF 10V 0805 Y5V

BC21
2

C53
10UF 10V 0805 Y5V

C52
10UF 10V 0805 Y5V

C39
10UF 10V 0805 Y5V

1
C38
1UF 10V Y5V 0402
2

C37
10UF 10V 0805 Y5V

C34
10UF 10V 0805 Y5V /NI
2

C33
10UF 10V 0805 Y5V

+1.5V_SUS

10UF 10V 0805 Y5V

+V_CPU

DECOUPLING BETWEEN PROCESSOR AND DIMMS

C30

C31

BC26

1UF 16V 0805 Y5V

BC27

1UF 16V 0805 Y5V

C
1

1
BC30

BC31

BC51

10UF 10V 0805 Y5V

1UF 16V 0805 Y5V

10UF 10V 0805 Y5V

C23
0.1UF 16V Y5V 0402

C60

0.1UF 16V Y5V 0402

+V_CPU

1
BC34

10UF 10V 0805 Y5V

BC35

1UF 16V 0805 Y5V

BC36

10UF 10V 0805 Y5V

BC33

10UF 10V 0805 Y5V

BC32

0.1UF 16V Y5V 0402

C11
10UF 10V 0805 Y5V

C330
10UF 10V 0805 Y5V

C36
10UF 10V 0805 Y5V

1
BC29

1UF 16V 0805 Y5V

BC47
2

CPU_VDDNB

+V_CPU
0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402

BC46

10UF 10V 0805 Y5V


10UF 10V 0805 Y5V

0.1UF 16V Y5V 0402


0.1UF 16V Y5V 0402

0.1UF 16V Y5V 0402

1
BC25

10UF 10V 0805 Y5V

BC24

1
C29

C28

C27

C26

C24

C49

C48

C22

C25
0.1UF 16V Y5V 0402

C20
0.1UF 16V Y5V 0402

+V_CPU
1

+1.5V_SUS

1UF 16V 0805 Y5V

+V_CPU

1UF 16V 0805 Y5V

BC40

BC50

10UF 10V 0805 Y5V

BC39

1UF 16V 0805 Y5V

BC38

1UF 16V 0805 Y5V

BC37

C45
10UF 10V 0805 Y5V
2

C44
10UF 10V 0805 Y5V
2

C43
10UF 10V 0805 Y5V

1
C42
10UF 10V 0805 Y5V
2

C41
10UF 10V 0805 Y5V
2

C40
10UF 10V 0805 Y5V
2

+V_CPU
C46
10UF 10V 0805 Y5V

0.1UF 16V Y5V 0402

1
C32
10UF 10V 0805 Y5V

C51
10UF 10V 0805 Y5V

C35
10UF 10V 0805 Y5V
2

+V_CPU

Any unauthorized use, reproduction,


duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn

PDF created with


5 FinePrint pdfFactory Pro trial
4 version http://www.fineprint.com
3

BIOSTAR'S PROPRIETARY INFORMATION

Date:

Tuesday, June 29, 2010

DECOUPLING
Rev
6.1

A88PC-M3S
Sheet

10

of

43

5
8 MEM_MA_DQS_L[8..0]
8 MEM_MA_DQS_H[8..0]

8 MEM_MA_DM[8..0]

MEM_MA_DQS_L[8..0]
MEM_MA_DQS_H[8..0]
MEM_MA_DQS_L0
MEM_MA_DQS_H0
MEM_MA_DQS_L1
MEM_MA_DQS_H1
MEM_MA_DQS_L2
MEM_MA_DQS_H2
MEM_MA_DQS_L3
MEM_MA_DQS_H3
MEM_MA_DQS_L4
MEM_MA_DQS_H4
MEM_MA_DQS_L5
MEM_MA_DQS_H5
MEM_MA_DQS_L6
MEM_MA_DQS_H6
MEM_MA_DQS_L7
MEM_MA_DQS_H7
MEM_MA_DQS_L8
MEM_MA_DQS_H8

MEM_MA_DM[8..0]
MEM_MA_DM0
MEM_MA_DM1
MEM_MA_DM2
MEM_MA_DM3

MEM_MA_DM4
MEM_MA_DM5
MEM_MA_DM6
MEM_MA_DM7
MEM_MA_DM8

8 MEM_MA_CHECK[7..0]

MEM_MA_CHECK[7..0]
MEM_MA_CHECK0
MEM_MA_CHECK1
MEM_MA_CHECK2
MEM_MA_CHECK3
MEM_MA_CHECK4
MEM_MA_CHECK5
MEM_MA_CHECK6
MEM_MA_CHECK7

MEM_MA_ADD[15..0]
MEM_MA_ADD0
MEM_MA_ADD1
MEM_MA_ADD2
MEM_MA_ADD3
MEM_MA_ADD4
MEM_MA_ADD5
MEM_MA_ADD6
MEM_MA_ADD7
MEM_MA_ADD8
MEM_MA_ADD9
MEM_MA_ADD10
MEM_MA_ADD11
MEM_MA_ADD12
MEM_MA_ADD13
MEM_MA_ADD14
MEM_MA_ADD15

DDR3_A1
DDR3_A1A

6
7
15
16
24
25
33
34
84
85
93
94
102
103
111
112
42
43

125
126
134
135
143
144
152
153
203
204
212
213
221
222
230
231
161
162
39
40
45
46
158
159
164
165
79
238
118

12,18,20,39 SDATA
12,18,20,39 SCLK
8 MEM_MA_ADD[15..0]

188
181
61
180
59
58
178
56
177
175
70
55
174
196
172
171

DQS0DQS0
DQS1DQS1
DQS2DQS2
DQS3DQS3
DQS4DQS4
DQS5DQS5
DQS6DQS6
DQS7DQS7
DQS8DQS8

DQ63
DQ62
DQ61
DQ60
DQ59
DQ58
DQ57
DQ56
DQ55
DQ54
DQ53
DQ52
DQ51
DQ50
DQ49
DQ48
DQ47
DQ46
DQ45
DQ44
DQ43
DQ42
DQ41
DQ40
DQ39
DQ38
DQ37
DQ36
DQ35
DQ34
DQ33
DQ32
DQ31
DQ30
DQ29
DQ28
DQ27
DQ26
DQ25
DQ24
DQ23
DQ22
DQ21
DQ20
DQ19
DQ18
DQ17
DQ16
DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

DM0/DQS9
DQS9DM1/DQS10
DQS10DM2/DQS11
DQS11DM3/DQS12
DQS12DM4/DQS13
DQS13DM5/DQS14
DQS14DM6/DQS15
DQS15DM7/DQS16
DQS16DM8/DQS17
DQS17CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7
RSVD
SDA
SCL
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15

234
233
228
227
115
114
109
108
225
224
219
218
106
105
100
99
216
215
210
209
97
96
91
90
207
206
201
200
88
87
82
81
156
155
150
149
37
36
31
30
147
146
141
140
28
27
22
21
138
137
132
131
19
18
13
12
129
128
123
122
10
9
4
3

+1.5V_SUS
MEM_MA_DATA[0..63]
MEM_MA_DATA[0..63] 8
MEM_MA_DATA63
MEM_MA_DATA62
MEM_MA_DATA61
MEM_MA_DATA60
MEM_MA_DATA59
MEM_MA_DATA58
MEM_MA_DATA57
MEM_MA_DATA56
MEM_MA_DATA55
MEM_MA_DATA54
MEM_MA_DATA53
MEM_MA_DATA52
MEM_MA_DATA51
MEM_MA_DATA50
MEM_MA_DATA49
MEM_MA_DATA48
MEM_MA_DATA47
MEM_MA_DATA46
MEM_MA_DATA45
MEM_MA_DATA44
MEM_MA_DATA43
MEM_MA_DATA42
MEM_MA_DATA41
MEM_MA_DATA40
MEM_MA_DATA39
12 DIMM_CA_VREF
MEM_MA_DATA38
12 DIMM_DQ_VREF
MEM_MA_DATA37
MEM_MA_DATA36
MEM_MA_DATA35
MEM_MA_DATA34
MEM_MA_DATA33
MEM_MA_DATA32
8 MEM_MA_CKE0
MEM_MA_DATA31
8 MEM_MA_CKE1
MEM_MA_DATA30
MEM_MA_DATA29
8 MEM_MA_BANK0
MEM_MA_DATA28
8 MEM_MA_BANK1
MEM_MA_DATA27
8 MEM_MA_BANK2
MEM_MA_DATA26
MEM_MA_DATA25
8 MEM_MA_RESET_L
MEM_MA_DATA24
8 MEM_MA_WE_L
MEM_MA_DATA23
8 MEM_MA_RAS_L
MEM_MA_DATA22
8 MEM_MA_CAS_L
MEM_MA_DATA21
8 MEM_MA0_CS_L0
MEM_MA_DATA20
8 MEM_MA0_CS_L1
MEM_MA_DATA19
MEM_MA_DATA18
MEM_MA_DATA17
MEM_MA_DATA16
8 MEM_MA0_ODT0
MEM_MA_DATA15
8 MEM_MA0_ODT1
MEM_MA_DATA14
MEM_MA_DATA13
MEM_MA_DATA12
MEM_MA_DATA11
8 MEM_MA0_CLK_L1
MEM_MA_DATA10
8 MEM_MA0_CLK_H1
MEM_MA_DATA9
8 MEM_MA0_CLK_L0
MEM_MA_DATA8
8 MEM_MA0_CLK_H0
MEM_MA_DATA7
MEM_MA_DATA6
MEM_MA_DATA5
MEM_MA_DATA4
MEM_MA_DATA3
MEM_MA_DATA2
MEM_MA_DATA1
8 MEM_MA_EVENT_L
MEM_MA_DATA0

DDR3_A1B

51
54
57
60
62
65
66
69
72
75
78
170
173
176
179
182
183
186
189
191
194
197
236

+3.3V
DIMM_CA_VREF
DIMM_DQ_VREF

67
1
117
237
50
169
71
190
52

VDDQ1 (P)
VDDQ2 (P)
VDDQ3 (P)
VDDQ4 (P)
VDDQ5 (P)
VDDQ6 (P)
VDDQ7 (P)
VDDQ8 (P)
VDDQ9 (P)
VDDQ10 (P)
VDDQ11 (P)
VDD1 (P)
VDD2 (P)
VDD3 (P)
VDD4 (P)
VDD5 (P)
VDD6 (P)
VDD7(P)
VDD8(P)
VDD9(P)
VDD10(P)
VDD11(P)
VDDSPD(P)
VREFCA
VREFDQ
SA0
SA1
CKE0
CKE1
BA0
BA1
A16/BA2

168
73
192
74
193
76

RESET
WERASCASS-0
S-1

195
77

ODT0
ODT1

64
63
185
184

CK-1
CK1
CK-0
CK0

48
49
187
198

FREE1
FREE2
FREE3
FREE4

VSS1(P)
VSS2(P)
VSS3(P)
VSS4(P)
VSS5(P)
VSS6(P)
VSS7(P)
VSS8(P)
VSS9(P)
VSS10(P)
VSS11(P)
VSS12(P)
VSS13(P)
VSS60(P)
VSS14(P)
VSS15(P)
VSS16(P)
VSS17(P)
VSS18(P)
VSS19(P)
VSS20(P)
VSS21(P)
VSS22(P)
VSS23(P)
VSS24(P)
VSS25(P)
VSS26(P)
VSS27(P)
SA2
VSS29(P)
VSS30(P)
VSS31(P)
VSS32(P)
VSS33(P)
VSS34(P)
VSS35(P)
VSS36(P)
VSS37(P)
VSS38(P)
VSS39(P)
VSS40(P)
VSS41(P)
VSS42(P)
VSS43(P)
VSS44(P)
VSS45(P)
VSS46(P)
VSS47(P)
VSS48(P)
VSS49(P)
VSS50(P)
VSS51(P)
VSS52(P)
VSS53(P)
VSS54(P)
VSS55(P)
VSS56(P)
VSS57(P)
VSS58(P)
VSS59(P)
VTT
VTT

2
5
8
11
14
17
20
23
26
29
32
35
38
41
44
47
80
83
86
92
95
98
101
104
107
110
113
116
119
121
124
127
130
133
136
139
142
145
148
151
154
157
160
163
166
199
202
205
208
211
214
217
220
223
226
229
232
235
239
89
120
240

B
MEM_VTT

DDR3-240 PIN-R
BLACK

NC/PAR_IN
NC/ERR_OUT
NC/TEST4

68
53
167

DDR3-240 PIN-R

0.1UF 16V Y5V 0402


0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402

+1.5V_SUS

R325
16.9 1% 0402

R310
16.9 1% 0402

DIMM_DQ_VREF

DIMM_CA_VREF

R322
16.9 1% 0402

R345
16.9 1% 0402

C481
C509
C483

0.1UF 16V Y5V 0402


0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402
MEM_VTT

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

C515
C514
C513

C518
0.1UF 16V Y5V 0402

+1.5V_SUS

Date:

www.vinafix.vn

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

DDR3 DIMMA1
Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet

11

of

43

MEM_MB_DM[8..0]
MEM_MB_DM0
MEM_MB_DM1
MEM_MB_DM2

MEM_MB_DM4
MEM_MB_DM5
MEM_MB_DM6
MEM_MB_DM7
MEM_MB_DM8

8 MEM_MB_CHECK[7..0]

MEM_MB_CHECK[7..0]
MEM_MB_CHECK0
MEM_MB_CHECK1
MEM_MB_CHECK2
MEM_MB_CHECK3
MEM_MB_CHECK4
MEM_MB_CHECK5
MEM_MB_CHECK6
MEM_MB_CHECK7

DM0/DQS9
DQS9DM1/DQS10
DQS10DM2/DQS11
DQS11DM3/DQS12
DQS12DM4/DQS13
DQS13DM5/DQS14
DQS14DM6/DQS15
DQS15DM7/DQS16
DQS16DM8/DQS17
DQS17-

39
40
45
46
158
159
164
165

CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7

79
238
118

11,18,20,39 SDATA
11,18,20,39 SCLK
8 MEM_MB_ADD[15..0]

125
126
134
135
143
144
152
153
203
204
212
213
221
222
230
231
161
162

MEM_MB_ADD[15..0]
MEM_MB_ADD0
MEM_MB_ADD1
MEM_MB_ADD2
MEM_MB_ADD3
MEM_MB_ADD4
MEM_MB_ADD5
MEM_MB_ADD6
MEM_MB_ADD7
MEM_MB_ADD8
MEM_MB_ADD9
MEM_MB_ADD10
MEM_MB_ADD11
MEM_MB_ADD12
MEM_MB_ADD13
MEM_MB_ADD14
MEM_MB_ADD15

188
181
61
180
59
58
178
56
177
175
70
55
174
196
172
171

DQ63
DQ62
DQ61
DQ60
DQ59
DQ58
DQ57
DQ56
DQ55
DQ54
DQ53
DQ52
DQ51
DQ50
DQ49
DQ48
DQ47
DQ46
DQ45
DQ44
DQ43
DQ42
DQ41
DQ40
DQ39
DQ38
DQ37
DQ36
DQ35
DQ34
DQ33
DQ32
DQ31
DQ30
DQ29
DQ28
DQ27
DQ26
DQ25
DQ24
DQ23
DQ22
DQ21
DQ20
DQ19
DQ18
DQ17
DQ16
DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0

RSVD
SDA
SCL
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15

234
233
228
227
115
114
109
108
225
224
219
218
106
105
100
99
216
215
210
209
97
96
91
90
207
206
201
200
88
87
82
81
156
155
150
149
37
36
31
30
147
146
141
140
28
27
22
21
138
137
132
131
19
18
13
12
129
128
123
122
10
9
4
3

MEM_MB_DATA[0..63]
MEM_MB_DATA63
MEM_MB_DATA62
MEM_MB_DATA61
MEM_MB_DATA60
MEM_MB_DATA59
MEM_MB_DATA58
MEM_MB_DATA57
MEM_MB_DATA56
MEM_MB_DATA55
MEM_MB_DATA54
MEM_MB_DATA53
MEM_MB_DATA52
MEM_MB_DATA51
MEM_MB_DATA50
MEM_MB_DATA49
MEM_MB_DATA48
MEM_MB_DATA47
MEM_MB_DATA46
MEM_MB_DATA45
MEM_MB_DATA44
MEM_MB_DATA43
MEM_MB_DATA42
MEM_MB_DATA41
MEM_MB_DATA40
MEM_MB_DATA39
MEM_MB_DATA38
MEM_MB_DATA37
MEM_MB_DATA36
MEM_MB_DATA35
MEM_MB_DATA34
MEM_MB_DATA33
MEM_MB_DATA32
MEM_MB_DATA31
MEM_MB_DATA30
MEM_MB_DATA29
MEM_MB_DATA28
MEM_MB_DATA27
MEM_MB_DATA26
MEM_MB_DATA25
MEM_MB_DATA24
MEM_MB_DATA23
MEM_MB_DATA22
MEM_MB_DATA21
MEM_MB_DATA20
MEM_MB_DATA19
MEM_MB_DATA18
MEM_MB_DATA17
MEM_MB_DATA16
MEM_MB_DATA15
MEM_MB_DATA14
MEM_MB_DATA13
MEM_MB_DATA12
MEM_MB_DATA11
MEM_MB_DATA10
MEM_MB_DATA9
MEM_MB_DATA8
MEM_MB_DATA7
MEM_MB_DATA6
MEM_MB_DATA5
MEM_MB_DATA4
MEM_MB_DATA3
MEM_MB_DATA2
MEM_MB_DATA1
MEM_MB_DATA0

+3.3V
11 DIMM_CA_VREF
11 DIMM_DQ_VREF

DIMM_CA_VREF
DIMM_DQ_VREF
+3.3V

8
8
8
8

51
54
57
60
62
65
66
69
72
75
78
170
173
176
179
182
183
186
189
191
194
197
236
67
1
117
237

8 MEM_MB_CKE0
8 MEM_MB_CKE1

50
169

8 MEM_MB_BANK0
8 MEM_MB_BANK1
8 MEM_MB_BANK2

71
190
52

8 MEM_MB_RESET_L
8 MEM_MB_WE_L
8 MEM_MB_RAS_L
8 MEM_MB_CAS_L
8 MEM_MB0_CS_L0
8 MEM_MB0_CS_L1

168
73
192
74
193
76

8 MEM_MB0_ODT0
8 MEM_MB0_ODT1

195
77

MEM_MB0_CLK_L1
MEM_MB0_CLK_H1
MEM_MB0_CLK_L0
MEM_MB0_CLK_H0

8 MEM_MB_EVENT_L

VDDQ1 (P)
VDDQ2 (P)
VDDQ3 (P)
VDDQ4 (P)
VDDQ5 (P)
VDDQ6 (P)
VDDQ7 (P)
VDDQ8 (P)
VDDQ9 (P)
VDDQ10 (P)
VDDQ11 (P)
VDD1 (P)
VDD2 (P)
VDD3 (P)
VDD4 (P)
VDD5 (P)
VDD6 (P)
VDD7(P)
VDD8(P)
VDD9(P)
VDD10(P)
VDD11(P)
VDDSPD(P)
VREFCA
VREFDQ
SA0
SA1
CKE0
CKE1
BA0
BA1
A16/BA2
RESET
WERASCASS-0
S-1

ODT0
ODT1

64
63
185
184

CK-1
CK1
CK-0
CK0

48
49
187
198

FREE1
FREE2
FREE3
FREE4

VSS1(P)
VSS2(P)
VSS3(P)
VSS4(P)
VSS5(P)
VSS6(P)
VSS7(P)
VSS8(P)
VSS9(P)
VSS10(P)
VSS11(P)
VSS12(P)
VSS13(P)
VSS60(P)
VSS14(P)
VSS15(P)
VSS16(P)
VSS17(P)
VSS18(P)
VSS19(P)
VSS20(P)
VSS21(P)
VSS22(P)
VSS23(P)
VSS24(P)
VSS25(P)
VSS26(P)
VSS27(P)
SA2
VSS29(P)
VSS30(P)
VSS31(P)
VSS32(P)
VSS33(P)
VSS34(P)
VSS35(P)
VSS36(P)
VSS37(P)
VSS38(P)
VSS39(P)
VSS40(P)
VSS41(P)
VSS42(P)
VSS43(P)
VSS44(P)
VSS45(P)
VSS46(P)
VSS47(P)
VSS48(P)
VSS49(P)
VSS50(P)
VSS51(P)
VSS52(P)
VSS53(P)
VSS54(P)
VSS55(P)
VSS56(P)
VSS57(P)
VSS58(P)
VSS59(P)

VTT
VTT

2
5
8
11
14
17
20
23
26
29
32
35
38
41
44
47
80
83
86
92
95
98
101
104
107
110
113
116
119
121
124
127
130
133
136
139
142
145
148
151
154
157
160
163
166
199
202
205
208
211
214
217
220
223
226
229
232
235
239
89
120
240

MEM_VTT

DDR3-240 PIN-R
BLACK

NC/PAR_IN
NC/ERR_OUT
NC/TEST4

68
53
167
MEM_VTT

BIOSTAR'S PROPRIETARY INFORMATION

DDR3-240 PIN-R

DDR3_B1B

MEM_MB_DATA[0..63] 8

C472
10UF 10V 0805 Y5V

MEM_MB_DM3

DQS0DQS0
DQS1DQS1
DQS2DQS2
DQS3DQS3
DQS4DQS4
DQS5DQS5
DQS6DQS6
DQS7DQS7
DQS8DQS8

C507
0.1UF 16V Y5V 0402 /NI

C508
0.1UF 16V Y5V 0402 /NI

8 MEM_MB_DM[8..0]

DDR3_B1A

6
7
15
16
24
25
33
34
84
85
93
94
102
103
111
112
42
43

3
+1.5V_SUS

DDR3_B1

8 MEM_MB_DQS_L[8..0]
8 MEM_MB_DQS_H[8..0]

MEM_MB_DQS_L[8..0]
MEM_MB_DQS_H[8..0]
MEM_MB_DQS_L0
MEM_MB_DQS_H0
MEM_MB_DQS_L1
MEM_MB_DQS_H1
MEM_MB_DQS_L2
MEM_MB_DQS_H2
MEM_MB_DQS_L3
MEM_MB_DQS_H3
MEM_MB_DQS_L4
MEM_MB_DQS_H4
MEM_MB_DQS_L5
MEM_MB_DQS_H5
MEM_MB_DQS_L6
MEM_MB_DQS_H6
MEM_MB_DQS_L7
MEM_MB_DQS_H7
MEM_MB_DQS_L8
MEM_MB_DQS_H8

Any unauthorized use, reproduction,


duplication, or disclosure of this
document will be subject to the
applicable civil and/or criminal
penalties.

A
Title

DDR3 DIMMB1
Size
Document Number
Custom
Date:

www.vinafix.vn

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet

12

of

43

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn

5
4 trial version http://www.fineprint.com
3
PDF created with
FinePrint pdfFactory Pro

Date:

REVERSE
Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet

13

of

43

HTCPU_DWN0
HTCPU_DWN_0
HTCPU_DWN1
HTCPU_DWN_1
HTCPU_DWN2
HTCPU_DWN_2
HTCPU_DWN3
HTCPU_DWN_3
HTCPU_DWN4
HTCPU_DWN_4
HTCPU_DWN5
HTCPU_DWN_5
HTCPU_DWN6
HTCPU_DWN_6
HTCPU_DWN7
HTCPU_DWN_7

6
6
6
6

HTCPU_DWNCLK0
HTCPU_DWNCLK0_
HTCPU_DWNCLK1
HTCPU_DWNCLK1_

6
6
6
6

HTCPU_DWNCNTL
HTCPU_DWNCNTL_
HTCPU_DWNCNTL1
HTCPU_DWNCNTL1_

U1A
Y25
Y24
V22
V23
V25
V24
U24
U25
T25
T24
P22
P23
P25
P24
N24
N25

HT_RXCAD0P
HT_RXCAD0N
HT_RXCAD1P
HT_RXCAD1N
HT_RXCAD2P
HT_RXCAD2N
HT_RXCAD3P
HT_RXCAD3N
HT_RXCAD4P
HT_RXCAD4N
HT_RXCAD5P
HT_RXCAD5N
HT_RXCAD6P
HT_RXCAD6N
HT_RXCAD7P
HT_RXCAD7N

PART 1 OF 6

HTCPU_UP0
HTCPU_UP_0
HTCPU_UP1
HTCPU_UP_1
HTCPU_UP2
HTCPU_UP_2
HTCPU_UP3
HTCPU_UP_3
HTCPU_UP4
HTCPU_UP_4
HTCPU_UP5
HTCPU_UP_5
HTCPU_UP6
HTCPU_UP_6
HTCPU_UP7
HTCPU_UP_7

HT_TXCAD8P
HT_TXCAD8N
HT_TXCAD9P
HT_TXCAD9N
HT_TXCAD10P
HT_TXCAD10N
HT_TXCAD11P
HT_TXCAD11N
HT_TXCAD12P
HT_TXCAD12N
HT_TXCAD13P
HT_TXCAD13N
HT_TXCAD14P
HT_TXCAD14N
HT_TXCAD15P
HT_TXCAD15N

F21
G21
G20
H21
J20
J21
J18
K17
L19
J19
M19
L18
M21
P21
P18
M18

HTCPU_UP8
HTCPU_UP_8
HTCPU_UP9
HTCPU_UP_9
HTCPU_UP10
HTCPU_UP_10
HTCPU_UP11
HTCPU_UP_11
HTCPU_UP12
HTCPU_UP_12
HTCPU_UP13
HTCPU_UP_13
HTCPU_UP14
HTCPU_UP_14
HTCPU_UP15
HTCPU_UP_15

HT_TXCLK0P
HT_TXCLK0N
HT_TXCLK1P
HT_TXCLK1N

H24
H25
L21
L20

HTCPU_UPCLK0
HTCPU_UPCLK0_
HTCPU_UPCLK1
HTCPU_UPCLK1_
HTCPU_UPCNTL
HTCPU_UPCNTL_
HTCPU_UPCNTL1
HTCPU_UPCNTL1_

HT_RXCAD8P
HT_RXCAD8N
HT_RXCAD9P
HT_RXCAD9N
HT_RXCAD10P
HT_RXCAD10N
HT_RXCAD11P
HT_RXCAD11N
HT_RXCAD12P
HT_RXCAD12N
HT_RXCAD13P
HT_RXCAD13N
HT_RXCAD14P
HT_RXCAD14N
HT_RXCAD15P
HT_RXCAD15N

HTCPU_DWNCLK0
HTCPU_DWNCLK0_
HTCPU_DWNCLK1
HTCPU_DWNCLK1_

T22
T23
AB23
AA22

HT_RXCLK0P
HT_RXCLK0N
HT_RXCLK1P
HT_RXCLK1N

M22
M23
R21
R20

HT_RXCTL0P
HT_RXCTL0N
HT_RXCTL1P
HT_RXCTL1N

HT_TXCTL0P
HT_TXCTL0N
HT_TXCTL1P
HT_TXCTL1N

M24
M25
P19
R18

C23
A24

HT_RXCALP
HT_RXCALN

HT_TXCALP
HT_TXCALN

B24
B25

HT_RXCALP
HT_RXCALN

D24
D25
E24
E25
F24
F25
F23
F22
H23
H22
J25
J24
K24
K25
K23
K22

AC24
AC25
AB25
AB24
AA24
AA25
Y22
Y23
W21
W20
V21
V20
U20
U21
U19
U18

301 1% 0402

HT_TXCAD0P
HT_TXCAD0N
HT_TXCAD1P
HT_TXCAD1N
HT_TXCAD2P
HT_TXCAD2N
HT_TXCAD3P
HT_TXCAD3N
HT_TXCAD4P
HT_TXCAD4N
HT_TXCAD5P
HT_TXCAD5N
HT_TXCAD6P
HT_TXCAD6N
HT_TXCAD7P
HT_TXCAD7N

HTCPU_DWN8
HTCPU_DWN_8
HTCPU_DWN9
HTCPU_DWN_9
HTCPU_DWN10
HTCPU_DWN_10
HTCPU_DWN11
HTCPU_DWN_11
HTCPU_DWN12
HTCPU_DWN_12
HTCPU_DWN13
HTCPU_DWN_13
HTCPU_DWN14
HTCPU_DWN_14
HTCPU_DWN15
HTCPU_DWN_15

HTCPU_DWNCNTL
HTCPU_DWNCNTL_
HTCPU_DWNCNTL1
HTCPU_DWNCNTL1_
R21

HYPER TRANSPORT CPU I/F

HT_TXCALP
HT_TXCALN

R22

HTCPU_UPCLK0 6
HTCPU_UPCLK0_ 6
HTCPU_UPCLK1 6
HTCPU_UPCLK1_ 6
HTCPU_UPCNTL 6
HTCPU_UPCNTL_ 6
HTCPU_UPCNTL1 6
HTCPU_UPCNTL1_ 6

301 1% 0402

880G

6 HTCPU_DWN[15..0]
6 HTCPU_DWN_[15..0]

HTCPU_DWN[15..0]

HTCPU_UP[15..0]

HTCPU_DWN_[15..0]

HTCPU_UP_[15..0]

HTCPU_UP[15..0]

HTCPU_UP_[15..0]

RX780/RS740/RS780 difference table (HT LINK)


SIGNALS

RX740

HT_RXCALP

49.9R (GND)

HT_RXCALN

49.9R (VDDHT)

RX780

RS780

1.21K

301R

1.21K

301R

HT_TXCALP
HT_TXCALN

100R

BIOSTAR'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction,


duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

RS780C-HT LINK
A88PC-M3S

Date:

www.vinafix.vn

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

Tuesday, June 29, 2010

Sheet

14

of

Rev
6.1
43

4
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25

GFX_RX0P
GFX_RX0N
GFX_RX1P
GFX_RX1N
GFX_RX2P
GFX_RX2N
GFX_RX3P
GFX_RX3N
GFX_RX4P
GFX_RX4N
GFX_RX5P
GFX_RX5N
GFX_RX6P
GFX_RX6N
GFX_RX7P
GFX_RX7N
GFX_RX8P
GFX_RX8N
GFX_RX9P
GFX_RX9N
GFX_RX10P
GFX_RX10N
GFX_RX11P
GFX_RX11N
GFX_RX12P
GFX_RX12N
GFX_RX13P
GFX_RX13N
GFX_RX14P
GFX_RX14N
GFX_RX15P
GFX_RX15N

C
42
42

GBE_RXP
GBE_RXN

19
19
19
19
19
19
19
19

A_RX0P
A_RX0N
A_RX1P
A_RX1N
A_RX2P
A_RX2N
A_RX3P
A_RX3N

U1B
D4
C4
A3
B3
C2
C1
E5
F5
G5
G6
H5
H6
J6
J5
J7
J8
L5
L6
M8
L8
P7
M7
P5
M5
R8
P8
R6
R5
P4
P3
T4
T3

GFX_RX0P
GFX_RX0N
GFX_RX1P
GFX_RX1N
GFX_RX2P
GFX_RX2N
GFX_RX3P
GFX_RX3N
GFX_RX4P
GFX_RX4N
GFX_RX5P
GFX_RX5N
GFX_RX6P
GFX_RX6N
GFX_RX7P
GFX_RX7N
GFX_RX8P
GFX_RX8N
GFX_RX9P
GFX_RX9N
GFX_RX10P
GFX_RX10N
GFX_RX11P
GFX_RX11N
GFX_RX12P
GFX_RX12N
GFX_RX13P
GFX_RX13N
GFX_RX14P
GFX_RX14N
GFX_RX15P
GFX_RX15N

AE3
AD4
AE2
AD3
AD1
AD2
V5
W6
U5
U6
U8
U7

GPP_RX0P
GPP_RX0N
GPP_RX1P
GPP_RX1N
GPP_RX2P
GPP_RX2N
GPP_RX3P
GPP_RX3N
GPP_RX4P
GPP_RX4N
GPP_RX5P
GPP_RX5N

AA8
Y8
AA7
Y7
AA5
AA6
W5
Y5

SB_RX0P
SB_RX0N
SB_RX1P
SB_RX1N
SB_RX2P
SB_RX2N
SB_RX3P
SB_RX3N

2
GFX_TX0P_C
GFX_TX0N_C
GFX_TX1P_C
GFX_TX1N_C
GFX_TX2P_C
GFX_TX2N_C
GFX_TX3P_C
GFX_TX3N_C
GFX_TX4P_C
GFX_TX4N_C
GFX_TX5P_C
GFX_TX5N_C
GFX_TX6P_C
GFX_TX6N_C
GFX_TX7P_C
GFX_TX7N_C
GFX_TX8P_C
GFX_TX8N_C
GFX_TX9P_C
GFX_TX9N_C
GFX_TX10P_C
GFX_TX10N_C
GFX_TX11P_C
GFX_TX11N_C
GFX_TX12P_C
GFX_TX12N_C
GFX_TX13P_C
GFX_TX13N_C
GFX_TX14P_C
GFX_TX14N_C
GFX_TX15P_C
GFX_TX15N_C

GFX_TX0P
GFX_TX0N
GFX_TX1P
GFX_TX1N
GFX_TX2P
GFX_TX2N
GFX_TX3P
GFX_TX3N
GFX_TX4P
GFX_TX4N
GFX_TX5P
GFX_TX5N
GFX_TX6P
GFX_TX6N
GFX_TX7P
GFX_TX7N
GFX_TX8P
GFX_TX8N
GFX_TX9P
GFX_TX9N
GFX_TX10P
GFX_TX10N
GFX_TX11P
GFX_TX11N
GFX_TX12P
GFX_TX12N
GFX_TX13P
GFX_TX13N
GFX_TX14P
GFX_TX14N
GFX_TX15P
GFX_TX15N

A5
B5
A4
B4
C3
B2
D1
D2
E2
E1
F4
F3
F1
F2
H4
H3
H1
H2
J2
J1
K4
K3
K1
K2
M4
M3
M1
M2
N2
N1
P1
P2

GPP_TX0P
GPP_TX0N
GPP_TX1P
GPP_TX1N
GPP_TX2P
GPP_TX2N
GPP_TX3P
GPP_TX3N
GPP_TX4P
GPP_TX4N
GPP_TX5P
GPP_TX5N

AC1
AC2
AB4
AB3
AA2
AA1
Y1
Y2
Y4
Y3
V1
V2

SB_TX0P
SB_TX0N
SB_TX1P
SB_TX1N
SB_TX2P
SB_TX2N
SB_TX3P
SB_TX3N

AD7
AE7
AE6
AD6
AB6
AC6
AD5
AE5

A_TX0P_C
A_TX0N_C
A_TX1P_C
A_TX1N_C
A_TX2P_C
A_TX2N_C
A_TX3P_C
A_TX3N_C

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)

AC8
AB8

R23
R24

PART 2 OF 6

PCIE I/F GFX

PCIE I/F GPP

PCIE I/F SB

C146
0.1UF 16V X7R 0402
C147
C148
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402 C149
C150
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402 C151
C152
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402 C153
C154
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402 C155
C156
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402 C157
C158
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402 C159
C160
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402 C161
C162
0.1UF 16V X7R 0402
0.1UF 16V Y5V 0402 C163
C164
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402 C165
C166
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402 C167
C168
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402 C169
C170
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402 C171
C172
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402 C173
C174
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402 C175
C176
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402 C177
0.1UF 16V X7R 0402

1
GFX_TX0P
GFX_TX0N
GFX_TX1P
GFX_TX1N
GFX_TX2P
GFX_TX2N
GFX_TX3P
GFX_TX3N
GFX_TX4P
GFX_TX4N
GFX_TX5P
GFX_TX5N
GFX_TX6P
GFX_TX6N
GFX_TX7P
GFX_TX7N
GFX_TX8P
GFX_TX8N
GFX_TX9P
GFX_TX9N
GFX_TX10P
GFX_TX10N
GFX_TX11P
GFX_TX11N
GFX_TX12P
GFX_TX12N
GFX_TX13P
GFX_TX13N
GFX_TX14P
GFX_TX14N
GFX_TX15P
GFX_TX15N

25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25
25

C
GPP_TX3P_C
GPP_TX3N_C

LC1
0.1UF 16V X7R 0402
LC2

0.1UF 16V X7R 0402

C180
0.1UF 16V X7R 0402
C181
C182
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402
C183
C184
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402
C185
C186
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402
C187
0.1UF 16V X7R 0402
+1.1V
1.27K 1% 0402
2K 1% 0402

GBE_TXP
GBE_TXN

42
42

A_TX0P
A_TX0N
A_TX1P
A_TX1N
A_TX2P
A_TX2N
A_TX3P
A_TX3N

19
19
19
19
19
19
19
19

C239
0.1UF 16V Y5V 0402

880G

RX780/RS740/RS780 GPP Routing table


RS740
GPP X4 CONNECTOR

GPP[2:0]

GPP X1 CONNECTOR
GIGABIT ETHERNET

RX780/RS780
GPP[3:0]
GPP4

GPP3

GPP5

RS780 Display Port Support (muxed on GFX)

DP0

GFX_TX0,TX1,TX2 and TX3

RX780/RS740/RS780 GPP difference table


RS740

RX780/RS780

PCE_CALRP

562R (GND)

1.27K (GND)

GFX_TX4,TX5,TX6 and TX7

GPP4

NC

GPP4

AUX1 and HPD1

GPP5

NC

GPP5

BIOSTAR'S PROPRIETARY INFORMATION

AUX0 and HPD0

DP1

Any unauthorized use, reproduction,


duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
Document Number
penalties.
Custom
Date:

www.vinafix.vn

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

RS880 PCI-E
Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet

15

of

43

R43

RX780

RS740/RS780

TEST_EN

TEST_EN

TMS(TP220)

PCIE_RST3(TP222)

DDC_DATA(TP223)

TDI

I2C_DATA

I2C_DATA

TCK

I2C_CLK

I2C_CLK

PWM_GPIO6(TP219)

TMDS_HPD(TP221)

RX780

AVDDDI
C194
10UF 10V 0805 Y5V

+1.8V
R44

C190
10UF 10V 0805 Y5V

SHORT 0805 /NI

RX780/RS740/RS780 DEBUG PIN MAPPING

C188
C189
1UF 10V Y5V 0402 0.1UF 16V Y5V 0402 /NI

AVDDQ
C191
1UF 10V Y5V 0402

RS740

RS780

DEBUG_OUT0

RED(DFT_GPIO0)

LVDS_DIGON

LVDS_DIGON

DEBUG_OUT1

GREEN(DFT_GPIO1)

LVDS_ENA_BL

LVDS_ENA_BL

DEBUG_OUT2

Y(DFT_GPIO2)

LVDS_BLON

LVDS_BLON

DEBUG_OUT3

BLUE(DFT_GPIO3)

TMDS_HPD

TMDS_HPD

DEBUG_OUT4

TXOUT_L2N(DBG_GPIO0)

AUX1N

DEBUG_OUT5

TXCLK_LP(DBG_GPIO1)

AUX1P

DEBUG_OUT6

TXOUT_L3N(DBG_GPIO2)

HPD

DEBUG_OUT7

TXCLK_LN(DBG_GPIO3)

AUX_CAL

U1C

24

24

B
R36

R37

C2706

22P 50V NPO 0402

C2707

22P 50V NPO 0402

C2708

22P 50V NPO 0402

R35
140 1% 0402

24
24
24
24

150 1% 0402 150 1% 0402

R38

+1.1V
R45
R47

INDUCTOR 10NH 0603


INDUCTOR 10NH 0603

R48

INDUCTOR 10NH 0603

E17
F17
F15

C_Pr(DFT_GPIO5)
Y(DFT_GPIO2)
COMP_Pb(DFT_GPIO4)

G18
G17
E18
F18
E19
F19

RED(DFT_GPIO0)
REDb(NC)
GREEN(DFT_GPIO1)
GREENb(NC)
BLUE(DFT_GPIO3)
BLUEb(NC)

A11
B11
F8
E8

DAC_HSYNC(PWM_GPIO4)
DAC_VSYNC(PWM_GPIO6)
DAC_SCL(PCE_RCALRN)
DAC_SDA(PCE_TCALRN)

HSYNC#
VSYNC#

HSYNC#
VSYNC#
DAC_SCL
DAC_SDA

715 1% 0402

G14

PLLVDD
PLLVDD18

C206

VDDA18HTPLL

C208 R49
INDUCTOR 10NH 0603
10UF 10V 0805 Y5V
10UF 10V 0805 Y5V
C197
10UF 10V 0805 Y5V
1UF 10V Y5V 0402

+1.1V

19 ALLOW_LDTSTOP
NBHT_REFCLKP
18 NBHT_REFCLKP
18 NBHT_REFCLKN
TP /NI NBHT_REFCLKN

OSC_14M_NB
18 OSC_14M_NB
R41 150 0402

R42
150 0402
NBGPP_CLKP

TP /NI
R400
R404

18 NBGPP_CLKP
18 NBGPP_CLKN
NBGPP_CLKN

TP /NI

TP /NI

REFCLK_P/OSCIN(OSCIN)
REFCLK_N(PWM_GPIO3)

T2
T1

GFX_REFCLKP
GFX_REFCLKN

U1
U2

GPP_REFCLKP
GPP_REFCLKN

V4
V3

I2C_CLK
I2C_DATA
DDC_CLK0/AUX0P(NC)
DDC_DATA0/AUX0N(NC)
DDC_CLK1/AUX1P(NC)
DDC_DATA1/AUX1N(NC)

B10

R477

3K 0402

SUS_STAT#

4.7K 0402

R448 3K 0402 /NI

TMDS_11P
TMDS_11N
TMDS_12P
TMDS_12N

24
24
24
24

TXCLK_LP(DBG_GPIO1)
TXCLK_LN(DBG_GPIO3)
TXCLK_UP(PCIE_RESET_GPIO4)
TXCLK_UN(PCIE_RESET_GPIO1)

A13
B13

LPVDD

VDDLT18_1(NC)
VDDLT18_2(NC)
VDDLT33_1(NC)
VDDLT33_2(NC)

A15
B15
A14
B14

LVDDR18D

LVDS_DIGON(PCE_TCALRP)
LVDS_BLON(PCE_RCALRP)
LVDS_ENA_BL(PWM_GPIO2)

MIS.

TMDS_HPD(NC)
HPD(NC)
SUS_STAT#(PWM_GPIO5)
THERMALDIODE_P
THERMALDIODE_N

RSVD

C8

TMDS_CLKP
TMDS_CLKN

C203
0.1UF 16V Y5V 0402

E9
F7
G12

Q4 APM2300AAC SOT23
S

SHORT 0805
D /NI

G R39

+1.8V

10K 0402

+12V

for cost down

10UF 10V 0805 Y5V

COMM_EN
TMDS_HPD2

TESTMODE

D9
D10

R495

D12
AE8
AD8

25
24

0 0402 /NI

TMDS_HPD2

24

SUS_STAT#

20

NB_THERMDA 31
NB_THERMDC 31

D13 TEST_EN
R46
1.8K 0402

AUX_CAL(NC)

Q5
2N3904 SOT23

NB_RST#_IN

NB_PWRGD
IN
ALLOW_LDTSTOP
OUT(default)/IN
LDT_STOP#
IN(default)/OUT
SYSTEMRESETb
IN

+3.3V

19,25,31 A_RST#

C196

NB_RST#_IN_B

7,19,23 LDT_RST#

24
24

+1.8V

SHORT 0805 /NI

RX740/RS740/RS780 difference table (Control signal)

2010/05/28

I2C_DATA
I2C_CLK

R59

R52

VSYNC#

R447 3K 0402 /NI

R457 39.2K 1% 0402 /NI


R458 39.2K 1% 0402 /NI STRP_DATA
R459 10K 0402

24
24

C192
C193
10UF 10V 0805 Y5V
0.1UF 16V Y5V 0402

C14
D15
C16
C18
C20
E20
C22

880G

2010/05/28

for cost down

B16 TMDS_CLKP
A16 TMDS_CLKN
D16
D17

VDDLTP18(NC)
VSSLTP18(NC)

VSSLT1(VSS)
VSSLT2(VSS)
VSSLT3(VSS)
VSSLT4(VSS)
VSSLT5(VSS)
VSSLT6(VSS)
VSSLT7(VSS)

STRP_DATA

G11
R454 150 0402

HSYNC#
R455

B18
A18
A17
B17
D20
D21
D18
D19

GPPSB_REFCLKP(SB_REFCLKP)
GPPSB_REFCLKN(SB_REFCLKN)

B9
A9
B8
A8
B7
A7

STRP_DATA

TXOUT_U0P(NC)
TXOUT_U0N(NC)
TXOUT_U1P(PCIE_RESET_GPIO3)
TXOUT_U1N(PCIE_RESET_GPIO2)
TXOUT_U2P(NC)
TXOUT_U2N(NC)
TXOUT_U3P(PCIE_RESET_GPIO5)
TXOUT_U3N(NC)

HT_REFCLKP
HT_REFCLKN

E11
F11

TP /NI
I2C_CLK
I2C_DATA

+3.3V

SYSRESETb
POWERGOOD
LDTSTOPb
ALLOW_LDTSTOP

C25
C24

TP /NI
NB_SRC_CLKP
18 NBSRC_CLKP
18 NBSRC_CLKN
TP /NI
NB_SRC_CLKN
0 0402 /NI
NBGPP_CLKP1
NBGPP_CLKN1
0 0402 /NI
TP /NI
SBLINK_CLKP

RS780 STRAP

VDDA18PCIEPLL1
VDDA18PCIEPLL2

D8
A10
C10
C12

TP /NI

18 SBLINK_CLKP
18 SBLINK_CLKN
SBLINK_CLKN

VDDA18HTPLL

D7
E7

C198
C199 C2001UF 10V Y5V 0402
1UF 10V Y5V 0402
NB_RSTP_IN
TP /NI NB_RST#_IN
WD_PWRGD
1UF 10V Y5V 0402
20
WD_PWRGD
LDT_STOP#_IN

TP /NI WD_PWRGD

NB_PWRGD_IN

PLLVDD(NC)
PLLVDD18(NC)
PLLVSS(NC)

H17

VDDA18PCIEPLL

C195

24
24
24
24
24
24
24
24

DAC_RSET(PWM_GPIO1)

A12
D14
B12

+1.8V

TMDS_00P
TMDS_00N
TMDS_01P
TMDS_01N
TMDS_02P
TMDS_02N
TMDS_10P
TMDS_10N

PLL PWR
LVTM

A22
B22
A21
B21
B20
A20
A19
B19

PM

24

3K 0402 /NI
3K 0402 /NI
3K 0402 /NI

TXOUT_L0P(NC)
TXOUT_L0N(NC)
TXOUT_L1P(NC)
TXOUT_L1N(NC)
TXOUT_L2P(NC)
TXOUT_L2N(DBG_GPIO0)
TXOUT_L3P(NC)
TXOUT_L3N(DBG_GPIO2)

PART 3 OF 6

CLOCKs

R383
R33
R34

AVDD1(NC)
AVDD2(NC)
AVDDDI(NC)
AVSSDI(NC)
AVDDQ(NC)
AVSSQ(NC)

CRT/TVOUT

F12
E12
F14
G15
H15
H14

for cost down

AVDD

SHORT 0805 /NI

+1.8V

TRST

TDO(TP218)

for cost down

+3.3V

RS740

RX780

RS780

3.3V IN

1.8V IN

1.8V IN

OD

OD

OD/3.3V IN

3.3V IN

1.8V IN

3.3V IN/OD

3.3V IN

1.8V IN

3.3V IN

for cost down

R461 0 0402 /NI


RN65
+3.3V

1
3
LDT_STOP#_IN_B 5
NB_RST#_IN_B 7

2
4
6
8

NB_RST#_IN
+1.5V_SUS

4.7K 8P4R 0402


LDT_STOP#_IN_B

2010/05/28

Q6
2N3904 SOT23

+1.8V
LDT_STOP#_IN

7,19 LDT_STOP#

LDT_STOP#_IN R463 1K 0402


LDT_STOP#_IN R464 2.2K 0402 /NI

2010/04/26
2010/05/28

+3.3V

A
7,19 LDT_STOP#

R462 0 0402 /NI

BIOSTAR'S PROPRIETARY INFORMATION

resolve ACC Function fail

Any unauthorized use, reproduction,


duplication, or disclosure of this
Title
document will be subject to the
RS880
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn
Date:

3
PDF created5with FinePrint pdfFactory4 Pro trial version http://www.fineprint.com

SYSTEM

Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet

16

of

43

3
AB12
AE16
V11
AE15
AA12
AB16
AB14
AD14
AD13
AD15
AC16
AE13
AC14
Y14

AE14
D11
G8
E14
E15
J15
J12
K14
M11
L15
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10

VSSAPCIE1
VSSAPCIE2
VSSAPCIE3
VSSAPCIE4
VSSAPCIE5
VSSAPCIE6
VSSAPCIE7
VSSAPCIE8
VSSAPCIE9
VSSAPCIE10
VSSAPCIE11
VSSAPCIE12
VSSAPCIE13
VSSAPCIE14
VSSAPCIE15
VSSAPCIE16
VSSAPCIE17
VSSAPCIE18
VSSAPCIE19
VSSAPCIE20
VSSAPCIE21
VSSAPCIE22
VSSAPCIE23
VSSAPCIE24
VSSAPCIE25
VSSAPCIE26
VSSAPCIE27
VSSAPCIE28
VSSAPCIE29
VSSAPCIE30
VSSAPCIE31
VSSAPCIE32
VSSAPCIE33
VSSAPCIE34
VSSAPCIE35
VSSAPCIE36
VSSAPCIE37
VSSAPCIE38
VSSAPCIE39
VSSAPCIE40

PART 6/6

U1F
880G

AD16
AE17
AD17

A25
D23
E22
G22
G24
G25
H19
J22
L17
L22
L24
L25
M20
N22
P20
R19
R22
R24
R25
H20
U22
V19
W22
W24
W25
Y21
AD25

VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34

VSSAHT1
VSSAHT2
VSSAHT3
VSSAHT4
VSSAHT5
VSSAHT6
VSSAHT7
VSSAHT8
VSSAHT9
VSSAHT10
VSSAHT11
VSSAHT12
VSSAHT13
VSSAHT14
VSSAHT15
VSSAHT16
VSSAHT17
VSSAHT18
VSSAHT19
VSSAHT20
VSSAHT21
VSSAHT22
VSSAHT23
VSSAHT24
VSSAHT25
VSSAHT26
VSSAHT27

GROUND

W12
Y12
AD18
AB13
AB18
V14
V15
W14

L12
M14
N13
P12
P15
R11
R14
T12
U14
U11
U15
V12
W11
W15
AC12
AA14
Y18
AB11
AB15
AB17
AB19
AE20
AB21
K11

U1D

AE12
AD12

1
PAR 4 OF 6

MEM_A0(NC)
MEM_A1(NC)
MEM_A2(NC)
MEM_A3(NC)
MEM_A4(NC)
MEM_A5(NC)
MEM_A6(NC)
MEM_A7(NC)
MEM_A8(NC)
MEM_A9(NC)
MEM_A10(NC)
MEM_A11(NC)
MEM_A12(NC)
MEM_A13(NC)
MEM_BA0(NC)
MEM_BA1(NC)
MEM_BA2(NC)

SBD_MEM/DVO_I/F

A2
B1
D3
D5
E4
G1
G2
G4
H7
J4
R7
L1
L2
L4
L7
M6
N4
P6
R1
R2
R4
V7
U4
V8
V6
W1
W2
W4
W7
W8
Y6
AA4
AB5
AB1
AB7
AC3
AC4
AE1
AE4
AB2

MEM_RASb(NC)
MEM_CASb(NC)
MEM_WEb(NC)
MEM_CSb(NC)
MEM_CKE(NC)
MEM_ODT(NC)

MEM_DQ0/DVO_VSYNC(NC)
MEM_DQ1/DVO_HSYNC(NC)
MEM_DQ2/DVO_DE(NC)
MEM_DQ3/DVO_D0(NC)
MEM_DQ4(NC)
MEM_DQ5/DVO_D1(NC)
MEM_DQ6/DVO_D2(NC)
MEM_DQ7/DVO_D4(NC)
MEM_DQ8/DVO_D3(NC)
MEM_DQ9/DVO_D5(NC)
MEM_DQ10/DVO_D6(NC)
MEM_DQ11/DVO_D7(NC)
MEM_DQ12(NC)
MEM_DQ13/DVO_D9(NC)
MEM_DQ14/DVO_D10(NC)
MEM_DQ15/DVO_D11(NC)
MEM_DQS0P/DVO_IDCKP(NC)
MEM_DQS0N/DVO_IDCKN(NC)
MEM_DQS1P(NC)
MEM_DQS1N(NC)
MEM_DM0(NC)
MEM_DM1/DVO_D8(NC)
IOPLLVDD18(NC)
IOPLLVDD(NC)

MEM_CKP(NC)
MEM_CKN(NC)

IOPLLVSS(NC)

MEM_COMPP(NC)
MEM_COMPN(NC)

MEM_VREF(NC)

AA18
AA20
AA19
Y19
V17
AA17
AA15
Y15
AC20
AD19
AE22
AC18
AB20
AD22
AC22
AD21

Y17
W18
AD20
AE21
W17
AE19

+1.8V
+1.1V

AE23
AE24
AD23
AE18

880G

1P1V

+1.1V

+1.1V

TP /NI
U1E

+1.8V
C241
1UF 10V Y5V 0402 /NI

F9
G9
AE11
AD11

+1.8V
C242
1UF 10V Y5V 0402 /NI

RS740/RX780/RS780 POWER DIFFERENCE TABLE


PIN NAME

RS740

RX780

RS780

PIN NAME

RS740

NC

+1.1V

+1.1V

IOPLLVDD

+1.2V

NC

+1.1V

NC

+1.1V

+1.1V

AVDD

+3.3V

NC

+3.3V

VDDHTTX

+1.2V

+1.2V

+1.2V

AVDDDI

+1.8V

NC

+1.8V

VDDA18PCIE

NC

+1.8V

+1.8V

AVDDQ

+1.8V

NC

+1.8V

VDD18

+1.8V

+1.8V

+1.8V

PLLVDD

+1.2V

NC

+1.1V

VDD18_MEM

NC

NC

+1.8V

PLLVDD18

+1.8V

NC

+1.8V

VDDPCIE

+1.2V

+1.1V

+1.1V

VDDA18PCIEPLL

+1.2V

+1.8V

+1.8V

VDDC

+1.2V

+1.1V

+1.1V

VDDA18HTPLL

+1.8V

+1.8V

+1.8V

VDDLTP18

+1.8V

NC

+1.8V

VDDLT18

+1.8V

NC

+1.8V

+3.3V

NC

NC

NC

+1.8V/1.5V

VDD33

+3.3V

NC

+3.3V

IOPLLVDD18

+1.8V

NC

+1.8V

VDDLT33

VDD33_1(NC)
VDD33_2(NC)

for cost down

1
BC52
1UF 16V 0805 Y5V

+1.1V

AE10
AA11
Y11
AD10
AB10
AC10
H11
H12

BC45
10UF 10V 0805 Y5V

BC42
10UF 10V 0805 Y5V

BC54

BC55

10UF 10V 0805 Y5V

BC53

10UF 10V 0805 Y5V

1UF 16V 0805 Y5V

+3.3V
C243
0.1UF 16V Y5V 0402

C244
0.1UF 16V Y5V 0402

RS780

VDDHT

+1.8V/1.5V

VDD18_1
VDD18_2
VDD18_MEM1(NC)
VDD18_MEM2(NC)

VDD_MEM1(NC)
VDD_MEM2(NC)
VDD_MEM3(NC)
VDD_MEM4(NC)
VDD_MEM5(NC)
VDD_MEM6(NC)

880G

RX780

VDDHTRX

VDD_MEM

VDDA18PCIE_1
VDDA18PCIE_2
VDDA18PCIE_3
VDDA18PCIE_4
VDDA18PCIE_5
VDDA18PCIE_6
VDDA18PCIE_7
VDDA18PCIE_8
VDDA18PCIE_9
VDDA18PCIE_10
VDDA18PCIE_11
VDDA18PCIE_12
VDDA18PCIE_13
VDDA18PCIE_14
VDDA18PCIE_15

PLACE NB BOTTOM SIDE

+1.1V

C228
C231
10UF 10V 0805 Y5V
0.1UF 16V Y5V 0402

J10
P10
K10
M10
L10
W9
H9
T10
R10
Y9
AA9
AB9
AD9
AE9
U10

C232
10UF 10V 0805 Y5V

+1.1V

TP /NI

K12
J14
U16
J11
K15
M12
L14
L11
M13
M15
N12
N14
P11
P13
P14
R12
R15
T11
T15
U12
T14
J16

1P8V
+1.8V

VDDC_1
VDDC_2
VDDC_3
VDDC_4
VDDC_5
VDDC_6
VDDC_7
VDDC_8
VDDC_9
VDDC_10
VDDC_11
VDDC_12
VDDC_13
VDDC_14
VDDC_15
VDDC_16
VDDC_17
VDDC_18
VDDC_19
VDDC_20
VDDC_21
VDDC_22

1UF 16V 0805 Y5V

VDDHTTX_1
VDDHTTX_2
VDDHTTX_3
VDDHTTX_4
VDDHTTX_5
VDDHTTX_6
VDDHTTX_7
VDDHTTX_8
VDDHTTX_9
VDDHTTX_10
VDDHTTX_11
VDDHTTX_12
VDDHTTX_13

AE25
AD24
AC23
AB22
AA21
Y20
W19
V18
U17
T17
R17
P17
M17

C218

A6
B6
C6
D6
E6
F6
G7
H8
J9
K9
M9
L9
P9
R9
T9
V9
U9

TP /NI

VDDHTRX_1
VDDHTRX_2
VDDHTRX_3
VDDHTRX_4
VDDHTRX_5
VDDHTRX_6
VDDHTRX_7

VDDPCIE_1
VDDPCIE_2
VDDPCIE_3
VDDPCIE_4
VDDPCIE_5
VDDPCIE_6
VDDPCIE_7
VDDPCIE_8
VDDPCIE_9
VDDPCIE_10
VDDPCIE_11
VDDPCIE_12
VDDPCIE_13
VDDPCIE_14
VDDPCIE_15
VDDPCIE_16
VDDPCIE_17

1P2V_HT_2

+1.2V

PART 5/6

H18
G19
F20
E21
D22
B23
A23

C214
10UF 10V 0805 Y5V

VDDHT_1
VDDHT_2
VDDHT_3
VDDHT_4
VDDHT_5
VDDHT_6
VDDHT_7

J17
K16
L16
M16
P16
R16
T16

C204
10UF 10V 0805 Y5V

POWER

2010/05/19

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
RS880
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn

5 FinePrint pdfFactory Pro4trial version http://www.fineprint.com


3
PDF created with

Date:

PWOER&SBD_MEM

Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet

17

of

43

BOM VALUE
100UF 16V 5X11 2mm LR

REG_OUT_3V3
CLK_VDD
BEAD 60 0805 1A
FB15

NB CLOCK TABLE
NB CLOCKs

+ CT2
C545
C245
C246
C247
C248
C249
C250
C251
C252
C253
0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402
100UF 16V 5X11 2MM LR 6.5X10
10UF 10V 0805 Y5V 1UF 16V 0805 Y5V
0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402 /NI 0.1UF 16V Y5V 0402 /NI
0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402 /NI 0.1UF 16V Y5V 0402

HT_REFCLKP

RS740

HT_REFCLKN
REFCLK_P

NC

100MHz(Differential)

GPP_REFCLK
GPPSB_REFCLK

REG_OUT_3V3
REG_OUT_3V3

CLK_VDDA

FB18

56
53

CLK_VDD

34
11
16
25
28
33

22P 50V NPO 0402


2

10
17
24

Y1
14.318MHZ 16PF 20PPM

+3.3V_DUAL

22P 50V NPO 0402

11,12,20,39 SCLK
11,12,20,39 SDATA
CLK_VDD

62
63

38 CLK_RST#
C259

NC or 100MHz(Diff) OUT

100MHz(Differential)

100MHz(Differential)

C260

48
47

C258

NC

100MHz(Differential)
IN/OUT

U3A

C254
C255
1UF 10V Y5V 0402
44
1UF 16V 0805 Y5V
0.1UF 16V Y5V 0402 43
C256
CLK_VDDREF
0.1UF 16V Y5V 0402
60
61
BEAD 60 0805 1A
CLK_VDD48
FB20
39
42
C257
0.1UF 16V Y5V 0402
64
3

FB19

14MHz(Single End)
3.3V

NC

GFX_REFCLK

BEAD 60 0805 1A

100MHz(Differential)

14MHz(Single End)
3.3V

REFCLK_N

BEAD 60 0805 1A

RS780

66MHz(Single End)

R61
R81
R101
R64

52

1K 0402 /NI
22 0402
22 0402

4
5

1K 0402

VDDA
GNDA
VDDREF
GNDREF
VDDSATA
GNDSATA
VDD48
GND48
VDDCPU
GNDCPU
VDDHTT
GNDHTT

21
20
19
18
15
14
13
12
9
8
7
6
41
40

RESTORE#

55
54

HTT0T/66M_LPRS
HTT0C/66M_LPRS

SMBCLK
SMBDAT

51

PD#

59

REF0/SEL_HTT66

58

REF1/SEL_SATA

57

REF2
RTM880N-793 QFN 64P

48MHz_0
48MHz_1

CPU_CLKIN_P 7
CPU_CLKIN_N 7

NBSRC_CLKP
NBSRC_CLKN
GFX_CLKP
GFX_CLKN

16
16
25
25

27
26
23
22

SRC0T_LPRS
SRC0C_LPRS
SRC1T_LPRS
SRC1C_LPRS
SRC2T_LPRS
GNDATIG1
SRC2C_LPRS
GNDATIG2
SRC3T_LPRS
SRC3C_LPRS
GNDSRC1
SRC4T_LPRS
GNDSRC2
SRC4C_LPRS
GNDSB_SRC
SRC5T_LPRS
SRC5C_LPRS
X1
SRC6T/SATAT_LPRS
X2
SRC6C/SATAC_LPRS

8.2K 0402 /NI

150 1% 0402

38
37
36
35
32
31
30
29

VDDSRC1
VDDSRC2
VDDSB_SRC

8.2K 0402 /NI

R69

ATIG0T_LPRS
ATIG0C_LPRS
ATIG1T_LPRS
ATIG1C_LPRS
ATIG2T_LPRS
ATIG2C_LPRS
ATIG3T_LPRS
ATIG3C_LPRS

VDDATIG

R66

8.2K 0402
8.2K 0402

50
49
46
45

SB_SRC0T_LPRS
SB_SRC0C_LPRS
SB_SRC1T_LPRS
SB_SRC1C_LPRS

R65

R67
R68

CPUKG0T_LPRS
CPUKG0C_LPRS
CPUKG1T_LPRS
CPUKG1C_LPRS

NBGPP_CLKP 16
NBGPP_CLKN 16

GBE_CLKP
GBE_CLKN
SBLINK_CLKP
SBLINK_CLKN

42
42
16
16

SBSRC_CLKP 19
SBSRC_CLKN 19
NBHT_REFCLKP 16
NBHT_REFCLKN 16
SIO_CLOCK_R
48M_USB_R

2
1

R62
R63

33 0402
33 0402

CLK_48M_SIO 31
CLK_48M_USB 20

R376
22K 0402 /NI
GND

REG_OUT_3V3

65

Route a heat sink pad


beneath RTM880N-790

OSC_14M_NB
RS740

3.3V 33R serial

RS780

1.1V 158R/90.9R

16 OSC_14M_NB

Clock chip has internal serial terminations


for differencial pairs, external resistors are
reserved for debug purpose.

+3.3V
C292

REG_OUT_3V3
RN64
1
3
5
7

66MHz 3.3V single ended HTT clock

SEL_HTT66
0*

100MHz differential HTT clock

100MHz non-spreading differential SATA clock

0*

100MHz differential spreading SRC clock

C293

0.1UF 16V Y5V 0402 /NI

R70
90.9 1% 0402

0.1UF 16V Y5V 0402

+3.3V
2
4
6
8

0 8P4R 0402

SEL_SATA

BIOSTAR'S PROPRIETARY INFORMATION


* default

Any unauthorized use, reproduction,


duplication, or disclosure of this
Title
document will be subject to the
CLOCK
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn

5 FinePrint pdfFactory Pro trial


4 version http://www.fineprint.com
3
PDF created with

RTM880N-793
Rev
6.1

A88PC-M3S

Date:

Tuesday, June 29, 2010

Sheet

18

of

43

U4A

562 1% 0402

R75

2.05K 1% 0402

T25
T24
P24

1UF 16V 0805 Y5V /NI


C269

P25

SBSRC_CLKP
18 SBSRC_CLKP
18 SBSRC_CLKN

SBSRC_CLKN

SB_NBLNK_CLKP1
SB_NBLNK_CLKN1

N25
N24
K23
K22
M24
M25
P17
M18
M23
M22
J19
J18
L20
L19
M19
M20

32K_X1
Y2
2

N22
P22

32K_X2

L18

PCIE_RX0P
PCIE_RX0N
PCIE_RX1P
PCIE_RX1N
PCIE_RX2P
PCIE_RX2N
PCIE_RX3P
PCIE_RX3N
PCIE_CALRP
PCIE_CALRN
PCIE_PVDD
PCIE_PVSS

PCIE_RCLKP/NB_LNK_CLKP
PCIE_RCLKN/NB_LNK_CLKN
NB_DISP_CLKP
NB_DISP_CLKN
NB_HT_CLKP
NB_HT_CLKN
CPU_HT_CLKP
CPU_HT_CLKN
SLT_GFX_CLKP
SLT_GFX_CLKN
GPP_CLK0P
GPP_CLK0N
GPP_CLK1P
GPP_CLK1N
GPP_CLK2P
GPP_CLK2N
GPP_CLK3P
GPP_CLK3N
25M_48M_66M_OSC

32.768KHZ 12.5PF 20PPM

C271
22P 50V NPO 0402

J20

32K_X1

32K_X2

+1.8V

R85

A3

B3

25M_X2

X1

X2

1K 0402
F23
F24
F22
G25
G24

16 ALLOW_LDTSTOP
7 CPU_PROCHOT#
7,39 SB_CPUPWRGD
7,16 LDT_STOP#
7,16,23 LDT_RST#

ALLOW_LDTSTP
PROCHOT#
LDT_PG
LDT_STP#
LDT_RST#

CPU

C270
22P 50V NPO 0402

25M_X1

LPC

J21

R385
10M 0402

RTC XTAL

R80
10M 0402

P4
P3
P1
P2
T4
T3

PCICLK0
PCICLK1
PCICLK2
PCICLK3
PCICLK4
PCI_CLK5

PCI_CLK2

PCICLK1
PCICLK3
PCICLK0
PCICLK4

23

1 33 8P4R 0402
3
5
7

2
4
6
8

PCI_CLK1
PCI_CLK3
PCI_CLK0
PCI_CLK4

26
23
31
26

standart circuit
PCIRST#

TP /NI

TP /NI

PCICLK0
PCICLK1
PCICLK2
PCICLK3
PCICLK4
PCICLK5/GPIO41

AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD8
AD9
AD10
AD11
AD12
AD13
AD14
AD15
AD16
AD17
AD18
AD19
AD20
AD21
AD22
AD23
AD24
AD25
AD26
AD27
AD28
AD29
AD30
AD31
CBE0#
CBE1#
CBE2#
CBE3#
FRAME#
DEVSEL#
IRDY#
TRDY#
PAR
STOP#
PERR#
SERR#
REQ0#
REQ1#
REQ2#
REQ3#/GPIO70
REQ4#/GPIO71
GNT0#
GNT1#
GNT2#
GNT3#/GPIO72
GNT4#/GPIO73
CLKRUN#
LOCK#
INTE#/GPIO33
INTF#/GPIO34
INTG#/GPIO35
INTH#/GPIO36

LPCCLK0
LPCCLK1
LAD0
LAD1
LAD2
LAD3
LFRAME#
LDRQ0#
LDRQ1#/GNT5#/GPIO68
BMREQ#/REQ5#/GPIO65
SERIRQ
RTCCLK
INTRUDER_ALERT#
VBAT

N1
U2
P7
V4
T1
V3
U1
V1
V2
T2
W1
T9
R6
R7
R5
U8
U5
Y7
W8
V9
Y8
AA8
Y4
Y3
Y2
AA2
AB4
AA1
AB3
AB2
AC1
AC2
AD1
W2
U7
AA7
Y1
AA6
W5
AA5
Y5
U6
W6
W4
V7
AC3
AD4
AB7
AE6
AB6
AD2
AE4
AD5
AC6
AE5
AD6
V5

R73

26,31

PCI_AD[31..0]

23,26

A_RST#
PCI_CLK5

R77
R78

8.2K 0402 /NI


10K 0402 /NI

C
PCI_CBE#[3..0]

PCI_CBE#[3..0]

26

PCI_FRAME#
PCI_DEVSEL#
PCI_IRDY#
PCI_TRDY#
PCI_PAR
PCI_STOP#
PCI_PERR#
PCI_SERR#
PCI_REQ#0
PCI_REQ#1

26
26
26
26
26
26
26
26
26
26

PCI_GNT#0
PCI_GNT#1

26
26

AQ7

BAT54C SOT23

3VSB_EUP
K

VBAT_MON

KA

AD3
AC4
AE2
AE3

PCI_LOCK#

26

PCI_INTA#
PCI_INTB#
PCI_INTC#
PCI_INTD#

26
26
26
26

LPC_CLK0
LPC_CLK1
LAD0
LAD1
LAD2
LAD3
FRAME_
LDRQ_

23
23
31
31
31
31
31
31

SER_IRQ

31

for cost down


R82
R83

G22
E22
H24
H23
J25
J24
H25
H22
AB8
AD7
V15

BMREQ#

C3
C2
B2

VBATREF A

SHORT 0402 /NI


SHORT 0402 /NI

R84

R87

C274
10UF 10V 0805 Y5V

1K 1% 0402

BAT1
BATTERY HOLDER-1

+3.3V_VBAT

JCMOS1
HEADER 1X3

standart circuit

1-2: NORMAL

+3.3V

10K 0402

2-3: CMOS CLEAR

+3.3V_VBAT
R164
C272
1UF 10V Y5V 0402

SB710 A14

33 0402
PCI_AD[31..0]

PCI_AD0
PCI_AD1
PCI_AD2
PCI_AD3
PCI_AD4
PCI_AD5
PCI_AD6
PCI_AD7
PCI_AD8
PCI_AD9
PCI_AD10
PCI_AD11
PCI_AD12
PCI_AD13
PCI_AD14
PCI_AD15
PCI_AD16
PCI_AD17
PCI_AD18
PCI_AD19
PCI_AD20
PCI_AD21
PCI_AD22
PCI_AD23
PCI_AD24
PCI_AD25
PCI_AD26
PCI_AD27
PCI_AD28
PCI_AD29
PCI_AD30
PCI_AD31
PCI_CBE#0
PCI_CBE#1
PCI_CBE#2
PCI_CBE#3

PCIRSTIN_

R74

Part 1 of 5

PCIE_TX0P
PCIE_TX0N
PCIE_TX1P
PCIE_TX1N
PCIE_TX2P
PCIE_TX2N
PCIE_TX3P
PCIE_TX3N

U22
U21
U19
V19
R20
R21
R18
R17

SB700

A_RST#

C267

N2
V23
V22
V24
V25
U25
U24
T23
T22

C265

33 0402

PCI CLKS

A_TX0P
A_TX0N
A_TX1P
A_TX1N
A_TX2P
A_TX2N
A_TX3P
A_TX3N

C263

R71

0.1UF 16V X7R 0402


C262
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402
C264
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402
C266
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402
C268
0.1UF 16V X7R 0402

PCI INTERFACE

15
15
15
15
15
15
15
15

A_RST#
C261

CLOCK GENERATOR

A_RX0P
A_RX0N
A_RX1P
A_RX1N
A_RX2P
A_RX2N
A_RX3P
A_RX3N

PCI EXPRESS INTERFACE

+1.2V

A_RST#

15
15
15
15
15
15
15
15

RTC

16,25,31

RN21

510 0402
C273
0.1UF 16V Y5V 0402 /NI

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
SB710
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

PCIE/PCI/CPU/LPC
Rev
6.1

A88PC-M3S

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

Date:

Tuesday, June 29, 2010

Sheet

19

of

43

U4D

standart circuit
31
31
31

A20GATE
SIO_KBRST_
IO_PME_

35,38 MASTER_RST#
25,42 PCIE_WAKE

31

2.2K 0402
2.2K 0402

SDATA1
SCLK1

R89

2.2K 0402

SCLK

R90

2.2K 0402

SDATA

R79
R86

RSMRST_

RSMRST_

standart circuit

TP /NI

WD_PWRGD

RSM_RST_OUT_

D3

AE18
AD18
AA19
W17
V17
W20
W21
AA18
W18
K1
K2
AA20
Y18
C1
Y19
G5

30 FPAUD_PRESENCE#
26
ROMCS#
7 CPU_PRESENT#

35
SPKR
11,12,18,39 SCLK
11,12,18,39 SDATA
25,26
SCLK1
25,26
SDATA1
27
PDMA66

SCLK

BAV99 SOT23 /NI

SDATA

SDATA1

B9
B8
A8
A9
E5
F8
E4

BAV99 SOT23 /NI


SCLK1

28 USB_OCP13#
AZ_BIT_CLK_R
AZ_SDATA_OUT_R

M1
M2
J7
J8
ACZ_SDATA_IN2
L8
M3
AZ_SYNC_ L6
AZ_RST_R#
M4
L5

ACZ_SDATA_IN2

AZ_SYNC
AZ_SDATA_OUT
AZ_BIT_CLK
AZ_RST#

2
4
6
8

RN22 22 8P4R 0402


AZ_SYNC_
1
3 AZ_SDATA_OUT_R
AZ_BIT_CLK_R
5
AZ_RST_R#
7

R97
10K 0402 /NI
R98
10K 0402 /NI
+3.3V

USB_HSD7P
USB_HSD7N
USB_HSD6P
USB_HSD6N
USB_HSD5P
USB_HSD5N
USB_HSD4P
USB_HSD4N
USB_HSD3P
USB_HSD3N
USB_HSD2P
USB_HSD2N

USB_OC6#/IR_TX1/GEVENT6#
USB_OC5#/IR_TX0/GPM5#
USB_OC4#/IR_RX0/GPM4#
USB_OC3#/IR_RX1/GPM3#
USB_OC2#/GPM2#
USB_OC1#/GPM1#
USB_OC0#/GPM0#
AZ_BITCLK
AZ_SDOUT
AZ_SDIN0/GPIO42
AZ_SDIN1/GPIO43
AZ_SDIN2/GPIO44
AZ_SDIN3/GPIO46
AZ_SYNC
AZ_RST#
AZ_DOCK_RST#/GPM8#

USB_HSD0P
USB_HSD0N

R100
10K 0402 /NI

IMC_GPIO8
IMC_GPIO9
IMC_PWM0/IMC_GPIO10
SCL2/IMC_GPIO11
SDA2/IMC_GPIO12
SCL3_LV/IMC_GPIO13
SDA3_LV/IMC_GPIO14
IMC_PWM1/IMC_GPIO15
IMC_PWM2/IMC_GPO16
IMC_PWM3/IMC_GPO17
IMC_GPIO18
IMC_GPIO19
IMC_GPIO20
IMC_GPIO21
IMC_GPIO22
IMC_GPIO23
IMC_GPIO24
IMC_GPIO25
IMC_GPIO26
IMC_GPIO27
IMC_GPIO28
IMC_GPIO29
IMC_GPIO30
IMC_GPIO31
IMC_GPIO32
IMC_GPIO33
IMC_GPIO34
IMC_GPIO35
IMC_GPIO36
IMC_GPIO37
IMC_GPIO38
IMC_GPIO39
IMC_GPIO40
IMC_GPIO41

R99
10K 0402 /NI
H19
H20
H21
F25

R96
10K 0402
27

SATA_IS0#/GPIO10
CLK_REQ3#/SATA_IS1#/GPIO6
SMATVOLT1/SATA_IS2#/GPIO4
CLK_REQ0#/SATA_IS3#/GPIO0
CLK_REQ1#/SATA_IS4#/FANOUT3/GPIO39
CLK_REQ2#/SATA_IS5#/FANIN3/GPIO40
SPKR/GPIO2
SCL0/GPOC0#
SDA0/GPOC1#
SCL1/GPOC2#
SDA1/GPOC3#
DDC1_SCL/GPIO9
DDC1_SDA/GPIO8
LLB#/GPIO66
SMARTVOLT2/SHUTDOWN#/GPIO5
DDR3_RST#/GEVENT7#

USB_HSD1P
USB_HSD1N

37 USB_OCP04#
29 AZ_BIT_CLK
29 AZ_SDATA_OUT
29 ACZ_SDATA_IN2
29
AZ_SYNC
23,29 AZ_RST#

USB_HSD9P
USB_HSD9N

RSMRST#

BAV99 SOT23 /NI

USB_HSD10P
USB_HSD10N

Q11
KA

Q10
KA

KA

Q9

BAV99 SOT23 /NI

+3.3V_DUAL

K
KA

Q8

USB_HSD11P
USB_HSD11N

TP /NI

2010/04/27
+3.3V_DUAL

+3.3V

USB_FSD12P
USB_FSD12N

USB_HSD8P
USB_HSD8N

+3.3V

+3.3V

USB_FSD13P
USB_FSD13N

INTEGRATED uC

R91

+3.3V_DUAL

TP_LPC_SMI
S3_STATE

MASTER_RSTP

7 CPU_THERMTRIP#
16 WD_PWRGD

WD_PWRGD
300 0402

TP /NI

USB OC

+1.8V

SB_PWRGD

USB MISC

RSMRST_

C275
1UF 16V 0805 Y5V /NI

USB_RCOMP

IDE_RST#

D22
E24
E25
D23

2010/04/14

IMC_GPIO0
IMC_GPIO1
SPI_CS2#/IMC_GPIO2
IDE_RST#/F_RST#/IMC_GPO3
IMC_GPIO4
IMC_GPIO5
IMC_GPIO6
IMC_GPIO7

INTEGRATED uC

10K 0402

HD AUDIO

R76

USBCLK/14M_25M_48M_OSC

USB 2.0

+3.3V_DUAL

Part 4 of 5

SB700

PCI_PME#/GEVENT4#
RI#/EXTEVNT0#
SLP_S2/GPM9#
SLP_S3#
SLP_S5#
PWR_BTN#
PWR_GOOD
SUS_STAT#
TEST2
TEST1
TEST0
GA20IN/GEVENT0#
KBRST#/GEVENT1#
LPC_PME#/GEVENT3#
LPC_SMI#/EXTEVNT1#
S3_STATE/GEVENT5#
SYS_RESET#/GPM7#
WAKE#/GEVENT8#
BLINK/GPM6#
SMBALERT#/THRMTRIP#/GEVENT2#
NB_PWRGD

GPIO

standart circuit

EXT_EVNT0#

USB 1.1

26
PCI_PME#
34 EXT_EVNT0#
25
GPM9#
31,38 SLP_S3_
31,38 SLP_S5_
31 SB_PWRON_
38
SB_PWRGD
16
SUS_STAT#

E1
E2
H7
F5
G1
H2
H1
K3
H5
H4
H3
Y15
W15
K4
K24
F1
J2
H6
F2
J6
W14

ACPI / WAKE UP EVENTS

USBCLK
C8
G8

CLK_48M_USB

18

R88
11.8K 1% 0402

E6
E7
F7
E8
H11
J10
E11
F11
A11
B11

USBP9
USBN9

37
37

C10
D10

USBP8
USBN8

37
37

G11
H12

USBP7
USBN7

28
28

E12
E14

USBP6
USBN6

28
28

G12
G14

USBP3
USBN3

28
28

H14
H15

USBP2
USBN2

28
28

A13
B13

USBP1
USBN1

37
37

B14
A14

USBP0
USBN0

C12
D12
B12
A12

A18
B18
F21
D21
F19
E20
E21
E19
D19
E18

R144
R145

10K 0402
10K 0402

23
23

+3.3V_DUAL

IMC_GPIO16
IMC_GPIO17

G20
G21
D25
D24
C25
C24
B25
C23
B24
B23
A23
C22
A22
B22
B21
A21
D20
C20
A20
B20
B19
A19
D18
C18

37
37
IMC_DBREQ#
IMC_DBRDY

IMC_CRST_L
IMC_CRST_L
AOD

board ID:
GP35
1

23
23

GP36
1

GP37
1

VER
0.6

23

Extreme

IMC_TRST#
IMC_TDO
IMC_TDI
IMC_TMS
IMC_TCK

+3.3V_DUAL

23
23
23
23
23
R142
10K 0402

R133
10K 0402

R138
10K 0402

R152
1K 0402 /NI

R149
1K 0402 /NI

R141
1K 0402 /NI

GP35
GP36
GP37

SB710 A14

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
SB710
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

ACPI/GPIO/USB/AUD
Rev
6.1

A88PC-M3S

Date:

Tuesday, June 29, 2010

Sheet

20

of

43

1
+3.3V_DUAL

SATA1
2

C298

TX+

RXRX+
GND
GND#4
GND#7

2 SATA2
3
5
6
1
4
7

SATA CONNECTOR-R
SATA3
2
TX+
TX-

RXRX+
GND
GND#4
GND#7

3
5

SATA_RX0-_C
SATA_RX0+_C

C278 0.01UF 25V X7R 0402


C279 0.01UF 25V X7R 0402

SATA_TX1+_C
SATA_TX1-_C

C280 0.01UF 25V X7R 0402


C281 0.01UF 25V X7R 0402

SATA_RX1-_C
SATA_RX1+_C

C282 0.01UF 25V X7R 0402


C283 0.01UF 25V X7R 0402

SATA_TX2+_C
SATA_TX2-_C

C284 0.01UF 25V X7R 0402


C285 0.01UF 25V X7R 0402

SATA_RX2-_C
SATA_RX2+_C

C286 0.01UF 25V X7R 0402


C287 0.01UF 25V X7R 0402

SATA_TX3+_C
SATA_TX3-_C

C288 0.01UF 25V X7R 0402


C289 0.01UF 25V X7R 0402

SATA_RX3-_C
SATA_RX3+_C

C290 0.01UF 25V X7R 0402


C291 0.01UF 25V X7R 0402

SATA_TX0+
SATA_TX0-

AD9
AE9

SATA_RX0SATA_RX0+

AB10
AC10

SATA_TX1+
SATA_TX1-

AE10
AD10

SATA_RX1SATA_RX1+

AD11
AE11

SATA_TX2+
SATA_TX2-

AB12
AC12

SATA_TX2P
SATA_TX2N

SATA_RX2SATA_RX2+

AE12
AD12

SATA_RX2N
SATA_RX2P

SATA_TX3+
SATA_TX3-

AD13
AE13

SATA_TX3P
SATA_TX3N

SATA_RX3SATA_RX3+

AB14
AC14

SATA_RX3N
SATA_RX3P

6
AE14
AD14

1
4
7

SATA CONNECTOR-R
SATA4
TX+ 2
TXRXRX+
GND
GND#4
GND#7

2N3904 SOT23

SPI_CLK
SPI_DATAOUT

SPI SOCKET 8PIN

standart circuit

U4B
SATA_TX0+_C C276 0.01UF 25V X7R 0402
SATA_TX0-_C C277 0.01UF 25V X7R 0402

1K 1% 0402 SATA_CAL

R107 1%

5
6
35

1
4
7

XTLVDD_SATA

SATA_TX4P
SATA_TX4N

SATA_TX5P
SATA_TX5N
SATA_RX5N
SATA_RX5P

AA12

PLLVDD_SATA

SATA CONNECTOR-R

SATA_RX1N
SATA_RX1P

AE16
AD16

SATA_X2

W11
AA11
W12

Part 2 of 5

SATA_TX1P
SATA_TX1N

SATA_RX4N
SATA_RX4P

V12

SATA_CAL
SATA_X1

SPI_DI/GPIO12
SPI_DO/GPIO11
SPI_CLK/GPIO47
SPI_HOLD#/GPIO31
SPI_CS1#/GPIO32
LAN_RST#/GPIO13
ROM_RST#/GPIO14
FANOUT0/GPIO3
FANOUT1/GPIO48
FANOUT2/GPIO49

SATA_ACT#/GPIO67
PLLVDD_SATA
XTLVDD_SATA

FANIN0/GPIO50
FANIN1/GPIO51
FANIN2/GPIO52

HW MONITOR

33P 50V NPO 0402

TEMP_COMM
TEMPIN0/GPIO61
TEMPIN1/GPIO62
TEMPIN2/GPIO63
TEMPIN3/TALERT#/GPIO64
VIN0/GPIO53
VIN1/GPIO54
VIN2/GPIO55
VIN3/GPIO56
VIN4/GPIO57
VIN5/GPIO58
VIN6/GPIO59
VIN7/GPIO60

C301

IDE_D0/GPIO15
IDE_D1/GPIO16
IDE_D2/GPIO17
IDE_D3/GPIO18
IDE_D4/GPIO19
IDE_D5/GPIO20
IDE_D6/GPIO21
IDE_D7/GPIO22
IDE_D8/GPIO23
IDE_D9/GPIO24
IDE_D10/GPIO25
IDE_D11/GPIO26
IDE_D12/GPIO27
IDE_D13/GPIO28
IDE_D14/GPIO29
IDE_D15/GPIO30

SATA_X2

B
SATA_X1

IDE_IORDY
IDE_IRQ
IDE_A0
IDE_A1
IDE_A2
IDE_DACK#
IDE_DRQ
IDE_IOR#
IDE_IOW#
IDE_CS1#
IDE_CS3#

SATA_RX0N
SATA_RX0P

AB16
AC16

Y12

SATA_ACT#

SATA_ACT#

SATA_TX0P
SATA_TX0N

AD15
AE15

SATA_X1

SB700

ATA 66/100/133

TX-

R151
10K 0402

VDD
HOLD#
SCK
SI

0.1UF 16V Y5V 0402

+3.3V_DUAL

SATA CONNECTOR-R

TX+

SPI_WP_

CE#
SO
WP#
GND

8
7
6
5

1
4
7

SPI ROM

RX+
GND
GND#4
GND#7

31

SERIAL ATA

1
2
3
4

Q65

R105
10K 0402

U6

SPI_CS#
SPI_DATAIN
WP#_

standart circuit

SATA PWR

TXRX-

+3.3V_DUAL

Y3
25MHZ 20PF 30PPM
2

R110
10M 0402
SATA_X2

C302

AA24
AA25
Y22
AB23
Y23
AB24
AD25
AC25
AC24
Y25
Y24
AD24
AD23
AE22
AC22
AD21
AE20
AB20
AD19
AE19
AC20
AD20
AE21
AB22
AD22
AE23
AC23

G6
D2
D1
F4
F3

PDA_R0
PDA_R1
PDA_R2

PDIORDY#_R
SIRQI

27
27

PDACK#_R
PDREQ_R
PDIOR#_R
PDIOW#_R
PDCS1#_R
PDCS3#_R

27
27
27
27
27
27

PDD_R0
PDD_R1
PDD_R2
PDD_R3
PDD_R4
PDD_R5
PDD_R6
PDD_R7
PDD_R8
PDD_R9
PDD_R10
PDD_R11
PDD_R12
PDD_R13
PDD_R14
PDD_R15

SPI_CS#
SPI_WP_
WP#_

PDA_R[2..0]

27

PDD_R[15..0]

27

RN43
1
3
5
7

2
4
6
8
1K 8P4R 0402

2010/05/21 ADD C307 FOR EMI


+3.3V

C307
0.1UF 16V Y5V 0402

SPI_DATAIN
SPI_DATAOUT
SPI_CLK
SPI_CS#

U15
J1
M8
M5
M7
P5
P8
R8
C6
B6
A6
A5
B5
A4
B4
C4
D4
D5
D6
A7
B7

33P 50V NPO 0402

TEMP_COMM

R108

B
TALERT#

F6

AVSS

G7

31

VMONI_+1.8V 31
VMONI_CPUVDD_NB 31
VMONI_+1.1V

2010/04/14

31

+3.3V_DUAL
R156

AVDD

10K 0402 /NI

SHORT 0805 /NI

for cost down


C3060
1UF 10V Y5V 0402

SB710 A14

+1.2V

PLLVDD_SATA
R157

INDUCTOR 10NH 0603


C305

0.1UF 16V Y5V 0402

+3.3V

XTLVDD_SATA
FB21

C306
1UF 10V Y5V 0402

INDUCTOR 10NH 0805

C347
10UF 10V 0805 Y5V

C304
1UF 16V 0805 Y5V

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
SB710
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn

5 FinePrint pdfFactory Pro trial


4 version http://www.fineprint.com
3
PDF created with

SATA/IDE/SPI
Rev
6.1

A88PC-M3S

Date:

Tuesday, June 29, 2010

Sheet

21

of

43

+1P2V
TP /NI

CT3 BOM VALUE


1000UF 6.3V 8X12 /NI
U4C

+ CT3
1000UF 6.3V 6.3X8 8X12 /NI

+3.3V

+1.2V

VDDQ_1
VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5
VDDQ_6
VDDQ_7
VDDQ_8
VDDQ_9
VDDQ_10
VDDQ_11
VDDQ_12

SB700
Part 3 of 5

VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
VDD_6
VDD_7
VDD_8
VDD_9

L15
M12
M14
N13
P12
P14
R11
R15
T16

SB700
C312
10UF 10V 0805 Y5V
T10
U10
U11
U12
V11
V14
W9
Y9
Y11
Y14
Y17
AA9
AB9
AB11
AB13
AB15
AB17
AC8
AD8
AE8

0.1UF 16V Y5V 0402

L21
L22
L24
L25

POWER

0.1UF 16V Y5V 0402


1UF 16V 0805 Y5V

PCIE_VDDR_1
PCIE_VDDR_2
PCIE_VDDR_3
PCIE_VDDR_4
PCIE_VDDR_5
PCIE_VDDR_6
PCIE_VDDR_7

+1.2V

C332
0.1UF 16V Y5V 0402

AA14
AB18
AA15
AA17
AC18
AD17
AE17

AVDD_SATA_1
AVDD_SATA_4
AVDD_SATA_2
AVDD_SATA_3
AVDD_SATA_5
AVDD_SATA_6
AVDD_SATA_7

S5_3.3V_1
S5_3.3V_2
S5_3.3V_3
S5_3.3V_4
S5_3.3V_5
S5_3.3V_6
S5_3.3V_7

A17
A24
B17
J4
J5
L1
L2

C327
0.1UF 16V Y5V 0402

+1.2VSB

SATA I/O

C329
1UF 16V 0805 Y5V

A15
B15
C14
D8
D9
D11
D13
D14
D15
E15
F12
F14
G9
H9
H17
J9
J11
J12
J14
J15
K10
K12
K14
K15

+3.3V_DUAL

3.3V_S5 I/O

P18
P19
P20
P21
R22
R24
R25

C324
C323

CORE S5

+1.2V

A-LINK I/O

CKVDD_1.2V_1
CKVDD_1.2V_2
CKVDD_1.2V_3
CKVDD_1.2V_4

CLKGEN I/O

C314
10UF 10V 0805 Y5V

VDD33_18_1
VDD33_18_2
VDD33_18_3
VDD33_18_4

IDE/FLSH I/O

+1.2V
Y20
AA21
AA22
AE25

C315
1UF 16V 0805 Y5V C316

S5_1.2V_1
S5_1.2V_2

USB_PHY_1.2V_1
USB_PHY_1.2V_2

U4E

G2
G4

A10
B10

+3.3V_DUAL

+1.2VSB

AVSS_SATA_1
AVSS_SATA_2
AVSS_SATA_3
AVSS_SATA_4
AVSS_SATA_5
AVSS_SATA_6
AVSS_SATA_7
AVSS_SATA_8
AVSS_SATA_9
AVSS_SATA_10
AVSS_SATA_11
AVSS_SATA_12
AVSS_SATA_13
AVSS_SATA_14
AVSS_SATA_15
AVSS_SATA_16
AVSS_SATA_17
AVSS_SATA_18
AVSS_SATA_19
AVSS_SATA_20

AVSS_USB_1
AVSS_USB_2
AVSS_USB_3
AVSS_USB_4
AVSS_USB_5
AVSS_USB_6
AVSS_USB_7
AVSS_USB_8
AVSS_USB_9
AVSS_USB_10
AVSS_USB_11
AVSS_USB_12
AVSS_USB_13
AVSS_USB_14
AVSS_USB_15
AVSS_USB_16
AVSS_USB_17
AVSS_USB_18
AVSS_USB_19
AVSS_USB_20
AVSS_USB_21
AVSS_USB_22
AVSS_USB_23
AVSS_USB_24

C340
C336
A16
B16
C16
D16
D17
E17
F15
F17
F18
G15
G17
G18

AVDDTX_0
AVDDTX_1
AVDDTX_2
AVDDTX_3
AVDDTX_4
AVDDTX_5
AVDDRX_0
AVDDRX_1
AVDDRX_2
AVDDRX_3
AVDDRX_4
AVDDRX_5

V5_VREF
AVDDCK_3.3V

PLL

0.1UF 16V Y5V 0402 /NI


10UF 10V 0805 Y5V

USB I/O

AVDDCK_1.2V
AVDDC

V5_VREF

AE7
J16

AVDDCK_3.3V

K17

AVDDCK_1.2V

E9

+3.3V_AVDDC

C342
C341
1UF 16V 0805 Y5V

H18
J17
J22
K25
M16
M17
M21
P16

0.1UF 16V Y5V 0402

F9

PCIE_CK_VSS_1
PCIE_CK_VSS_2
PCIE_CK_VSS_3
PCIE_CK_VSS_4
PCIE_CK_VSS_5
PCIE_CK_VSS_6
PCIE_CK_VSS_7
PCIE_CK_VSS_8
AVSSC

GROUND

L9
M9
T15
U9
U16
U17
V8
W7
Y6
AA4
AB5
AB21

CORE S0

+3.3V

PCI/GPIO I/O

VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9
VSS_10
VSS_11
VSS_12
VSS_13
VSS_14
VSS_15
VSS_16
VSS_17
VSS_18
VSS_19
VSS_20
VSS_21
VSS_22
VSS_23
VSS_24
VSS_25
VSS_26
VSS_27
VSS_28
VSS_29
VSS_30
VSS_31
VSS_32
VSS_33
VSS_34
VSS_35
VSS_36
VSS_37
VSS_38
VSS_39
VSS_40
VSS_41
VSS_42
VSS_43
VSS_44
VSS_45
VSS_46
VSS_47
VSS_48
VSS_49
VSS_50

PCIE_CK_VSS_9
PCIE_CK_VSS_10
PCIE_CK_VSS_11
PCIE_CK_VSS_12
PCIE_CK_VSS_13
PCIE_CK_VSS_14
PCIE_CK_VSS_15
PCIE_CK_VSS_16
PCIE_CK_VSS_17
PCIE_CK_VSS_18
PCIE_CK_VSS_19
PCIE_CK_VSS_20
PCIE_CK_VSS_21

Part 5 of 5

AVSSCK

A2
A25
B1
D7
F20
G19
H8
K9
K11
K16
L4
L7
L10
L11
L12
L14
L16
M6
M10
M11
M13
M15
N4
N12
N14
P6
P9
P10
P11
P13
P15
R1
R2
R4
R9
R10
R12
R14
T11
T12
T14
U4
U14
V6
Y21
AB1
AB19
AB25
AE1
AE24

P23
R16
R19
T17
U18
U20
V18
V20
V21
W19
W22
W24
W25

L17

SB710 A14
SB710 A14

BOM VALUE
100UF 16V 5X11 2mm LR

for cost down

+5V_DUAL

R155

+1.2VSB
+5V

I
O
A

100 0402 /NI


Q13
AZ1117H-ADJ SOT-223
R2 R113
0 0402

+1.2V

SHORT 0805 /NI


C536
1UF 16V 0805 Y5V

2010/05/28
R1 R112

for cost down

+3.3V_DUAL

+3.3V_AVDDC

Vout=Vref (1.25V) X ( 1+R2/R1 )=1.2V

+3.3V
+ CT4
100UF 16V 5X11 2MM LR 6.5X10

R111

1K 0402

C346
1UF 10V Y5V 0402

V5_VREF
C344
1UF 10V Y5V 0402

AQ9

+3.3V
BAT54C SOT23

C343
1UF 10V Y5V 0402

AVDDCK_3.3V

R154
SHORT 0805 /NI
C535
1UF 16V 0805 Y5V
C345
1UF 10V Y5V 0402

SHORT 0805 /NI

for cost down

KA
A

AVDDCK_1.2V
R153

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

Date:

SB710 POWER
Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet

22

of

43

R116
2.2K 0402 /NI
19

PCI_CLK2

R114
2.2K 0402 /NI
19

PCI_CLK3

R118
2.2K 0402 /NI
19

R122
2.2K 0402

LPC_CLK1

R123
2.2K 0402

R115
2.2K 0402 /NI

20,29

AZ_RST#
R125
2.2K 0402

R124
2.2K 0402

20
20

IMC_GPIO17

R119

2.2K 0402

IMC_GPIO16

R127

2.2K 0402

for cost down


+3.3V

+3.3V

RN27
2.2K 8P4R 0402 /NI
7
5
3
1

LPC_CLK0

2
+3.3V_DUAL

R117
2.2K 0402 /NI
19

R121
2.2K 0402

+3.3V_DUAL
+3.3V_DUAL

+3.3V_DUAL

8
6
4
2

+3.3V

REQUIRED STRAPS
PCI_CLK2

NOTE: SB710 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK

PCI_CLK3

PCI_CLK4

PCI_CLK5

LPC_CLK0

LPC_CLK1

AZ_RST#

PULL
HIGH

WATCHDOG TIMER
ON NB_PWRGD
ENABLED

USE
DEBUG
STRAPS

RESERVED

RESERVED

ENABLE PCI
MEM BOOT

CLKGEN
ENABLED

IMC
ENABLED

PULL
LOW

WATCHDOG TIMER
ON NB_PWRGD
DISABLED

IGNORE
DEBUG
STRAPS

DISABLE PCI
MEM BOOT

CLKGEN
DISABLED

IMC
DISABLED

DEFAULT

DEFAULT

DEFAULT

DEFAULT

DEFAULT

IMC_GPIO17 IMC_GPIO16

19,26
19,26
19,26
19,26
19,26

PCI_AD28
PCI_AD27
PCI_AD26
PCI_AD25
PCI_AD24

19,26

PCI_AD23

H, L = SPI ROM

DEFAULT

DEBUG STRAPS
PCI_AD28

PULL
LOW

+1.5V_SUS

SB710 HAS 15K INTERNAL PU FOR PCI_AD[28:23]

PCI_AD27

PCI_AD26

PCI_AD25

PCI_AD24

PCI_AD23

USE
LONG
RESET

USE PCI
PLL

USE ACPI
BCLK

USE IDE
PLL

USE DEFAULT
PCIE STRAPS

RESERVED

DEFAULT

DEFAULT

DEFAULT

DEFAULT

DEFAULT

USE
SHORT
RESET

BYPASS
PCI PLL

BYPASS
ACPI
BCLK

BYPASS IDE
PLL

USE EEPROM
PCIE
STRAPS

Q55_B

Q55
2N3904 SOT23

CPU_TCK
Q51_B
Q75_B
CPU_TDI

Q50
2N3904 SOT23
20

B
C

IMC_DBRDY

10K 8P4R 0402

Q51_B

Q51
2N3904 SOT23

for cost down


20

CPU_TCK

IMC_TCK

10K 8P4R 0402

Q70
2N3904 SOT23
C

2
4
6
8

CPU_DBRDY

Q52_B

+1.5V_SUS

CPU_TMS

Q52_B
CPU_TDO
Q70_B
CPU_TMS

RN67
1
3
5
7

Q52
2N3904 SOT23

2
4
6
8

20

CPU_TDO

IMC_TDI

E
B

2
4
6
8

RN70
1
3
5
7

2010/05/28

RN72
1
3
5
7

+1.5V_SUS

CPU_TDI

Q75
2N3904 SOT23

IMC_TMS

IMC_TDI
IMC_TCK
IMC_TDO
IMC_TMS

IMC_TDO

20

2
4
6
8

Q50_B

2010/04/15

+3.3V

10K 8P4R 0402

Q70_B

RN68
1
3
5
7

IMC_TRST#

Q75_B

20

+1.5V_SUS

CPU_TRST#

Q55_B
Q50_B
CPU_DBRDY
CPU_TRST#

10K 8P4R 0402

R55
10K 0402

2010/05/28
7

20 IMC_DBREQ#

2010/04/15

+3.3V

Q44
2N3904 SOT23

2
4
6
8

10K 8P4R 0402

1
3
IMC_DBRDY 5
IMC_DBREQ# 7

2010/05/28

RN71
2
4
6
8

1
CPU_DBREQ# 3
Q44_B
5
7

R360
10K 0402 /NI

RN69
Q68
2N3904 SOT23

7 CPU_DBREQ#

2010/04/15
2010/05/28

20 IMC_CRST_L

20

Q44_B

+3.3V

+1.5V_SUS

2010/05/14

+1.5V_SUS

7,16,19 LDT_RST#

R54
10K 0402

R31
10K 0402

2010/04/15
2010/05/28

+3.3V_DUAL

ROM TYPE:

PULL
HIGH

RN28
2.2K 8P4R 0402 /NI

7
5
3
1

8
6
4
2

+3.3V

10K 8P4R 0402

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
SB710
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn

5
4 trial version http://www.fineprint.com
3
PDF created with
FinePrint pdfFactory Pro

STRAP
Rev
6.1

A88PC-M3S

Date:

Tuesday, June 29, 2010

Sheet

23

of

43

PLACE ESD PROTECTION DIODES


DIRECTLY ON SIGNAL TRACES
+3.3V

6
5
1

+5V

Q781

B2 B1
CM1293
A2 + A1

B2 B1
CM1293
A2 + A1

Q780

R51
0 0805 /NI

CM1293 SOT23-6 /NI


CM1293 SOT23-6 /NI

FS1

VGA1A

POLY FUSE 2.0A

PLACE L2,L4,L6
90 DEGREE FROM
EACH OTHER

+5V

6
1
11
7
2
12
8
3
13
9
4
14
10
5
15

R_FILTER
G_FILTER
VGA_SDATA

L1
L3
L5

R
G
B

2010/05/28

L2
L4
L6

+5V

R134
4.7K 0402

16

INDUCTOR 68NH 300MA 0805


INDUCTOR 68NH 300MA 0805
INDUCTOR 68NH 300MA 0805

DAC_SDA

C349

5P 50V NPO 0402 /NI

C354

5P 50V NPO 0402 /NI

C358

5P 50V NPO 0402 /NI

R135

R136

R137
140 1% 0402

R_FILTER
G_FILTER
B_FILTER

INDUCTOR 68NH 300MA 0805


INDUCTOR 68NH 300MA 0805
INDUCTOR 68NH 300MA 0805

B_FILTER
VGA_HSYNC
VGA PWR

R129

33 0402

VGA_SDATA

R130

33 0402

VGA_SCLK

R131
R132

22 0402
22 0402

VGA_HSYNC
VGA_VSYNC

C350

5P 50V NPO 0402

C355

5P 50V NPO 0402

C359

5P 50V NPO 0402

C348

10P 50V NPO 0402

C352

10P 50V NPO 0402

C353

10P 50V NPO 0402

C356

10P 50V NPO 0402

C357

100P 50V NPO 0402 /NI

C360

10P 50V NPO 0402

C361

100P 50V NPO 0402 /NI

VGA_VSYNC
VGA PWR

VGA_SCLK

VGA CONNECTOR

VGA CONN PC99 SHORT

G1
G2

16
16
16

6
1
11
7
2
12
8
3
13
9
4
14
10
5
15

G1
G2

C351
0.1UF 16V Y5V 0402
IO_GND

150 1% 0402
150 1% 0402

2010/05/28

+5V

for cost down


R139

SHORT 0805 /NI

R143

SHORT 0805 /NI

R140
4.7K 0402

16

DAC_SCL

IO_GND
TMDS_12N

+5V

0.1UF 16V Y5V 0402


C363

PWR

DVI1

GND

TMDS_00N

R472
100 1% 0402
TMDS_12P

SN74ACT08

TMDS_02N

R466
100 1% 0402
TMDS_00P

R467
100 1% 0402
TMDS_00N_DMI

TMDS_00P

17

TMDS_00P

18

R474
100 1% 0402

TMDS_00P_DMI

TMDS_02P_DMI

16

TMDS_12N

20

16

TMDS_12P

21
22

16
16

TMDS_CLKP
TMDS_CLKN

TMDS_CLKP

23

TMDS_CLKN

24

GND

TMDS_01N

C3
C5A
C4

TMDS_CLKN

SN74ACT08
R468
100 1% 0402
TMDS_01P

R469
100 1% 0402
TMDS_CLKP
TMDS_01N_DMI

1
9
2
10
3
11
4
12
5
13
6
14
7
15
8
16
C1
C5
C2

25

PWR

16

TMDS_00N

19
TMDS_02N_DMI

R473
100 1% 0402

U7B

14
4

VSYNC#

TMDS_00N

TMDS_02P

+5V

16

16

26

HSYNC#

TMDS_11N
R471
100 1% 0402
TMDS_11P

U7A

14
16

TMDS_10N
R470
100 1% 0402
TMDS_10P

TMDS_02N
TMDS_01N
TMDS_02P
TMDS_01P

I2C_CLK

R476
100 1% 0402

TMDS_01P_DMI

R159

33 0402

R167
10K 0402

C364
0.1UF 16V Y5V 0402

R1671
100K 0402 /NI

add HDMI connector

TMDS_00N_DMI
TMDS_CLKP_DMI

Q24

KA
Q21
2N3904 SOT23

TMDS_HPD_CON

HDMI1

TMDS_01N_DMI
TMDS_00P_DMI

+5V

R165

VGA PWR

DVI-I

TMDS_02N_DMI
TMDS_01P_DMI

16 TMDS_HPD2

16
16
16
16

100K 0402

R1670
200K 0402

IO_GND

TMDS_CLKP_DMI

2010/05/28

TMDS_CLKN_DMI
R163
2.2K 0402
16

TMDS_11N
TMDS_10N
TMDS_11P
TMDS_10P

I2C_DATA

2010/05/28

TMDS_02P_DMI

A TMDS_HPD_CON

16
16
16
16

TMDS_CLKN_DMI

R475
100 1% 0402

+3.3V

TMDS_02N
TMDS_01N
TMDS_02P
TMDS_01P

I2C_CLK

I2C_CLK

K HDMI_HPD

I2C_CLK
I2C_DATA
VGA PWR
HDMI_HPD

R372

I2C_CLK_HDMI
I2C_DATA_HDMI
100K 0402

TMDS_HPD_HDMI

2010/05/28

C463
0.1UF 16V Y5V 0402

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19

1 GND#G1
2 GND#G2
3 GND#G3
4 GND#G4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19

G1
G2
G3
G4

IO_GND

DIP HDMI CONN

BAT54C SOT23

+5V

R168
2.2K 0402
16

I2C_DATA

I2C_DATA

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
penalties.
C

www.vinafix.vn

PDF created with


5 FinePrint pdfFactory Pro4trial version http://www.fineprint.com
3

Date:

DVI & CRT


Document Number

Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet

24

of

43

R175

COMM_EN

PCIEX16-PIN A11

18
18

GFX_CLKP1
GFX_CLKN1

GFX_CLKP
GFX_CLKN
15
15

GFX_RX0P
GFX_RX0N

15
15

GFX_RX1P
GFX_RX1N

15
15

+12V

SHORT 0402 /NI

GFX_RX2P
GFX_RX2N

15
15

GFX_RX3P
GFX_RX3N

15
15

GFX_RX4P
GFX_RX4N

15
15

GFX_RX5P
GFX_RX5N

15
15

GFX_RX6P
GFX_RX6N

15
15

GFX_RX7P
GFX_RX7N

15
15

GFX_RX8P
GFX_RX8N

15
15

GFX_RX9P
GFX_RX9N

15
15

GFX_RX10P
GFX_RX10N

15
15

GFX_RX11P
GFX_RX11N

15
15

GFX_RX12P
GFX_RX12N

15
15

GFX_RX13P
GFX_RX13N

15
15

GFX_RX14P
GFX_RX14N

15
15

GFX_RX15P
GFX_RX15N

+12V

+3.3V

+3.3V_DUAL

PEX16_1

A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
A31
A32
A33
A34
A35
A36
A37
A38
A39
A40
A41
A42
A43
A44
A45
A46
A47
A48
A49
A50
A51
A52
A53
A54
A55
A56
A57
A58
A59
A60
A61
A62
A63
A64
A65
A66
A67
A68
A69
A70
A71
A72
A73
A74
A75
A76
A77
A78
A79
A80
A81
A82

PRSNT1#
+12V#A2
+12V#A3
GND#A4
TCK
TDI
TDO
TMS
+3.3V#A9
+3.3V#A10
PERST#

+12V#B1
+12V#B2
RSVD#B3
GND#B4
SMCLK
SMDAT
GND#B7
+3.3V#B8
TRST#
3.3Vaux
WAKE#

Mechanical Key
GND#A12
RSVD#B12
REFCLK+
GND#B13
REFCLKPETp0
GND#A15
PETn0
PERp0
GND#B16
PERn0
PRSNT2#B17
GND#A18
GND#B18
End of the x1 Connector

RSVD#A19
PETp1
GND#A20
PETn1
PERp1
GND#B21
PERn1
GND#B22
GND#A23
PETp2
GND#A24
PETn2
PERp2
GND#B25
PERn2
GND#B26
GND#A27
PETp3
GND#A28
PETn3
PERp3
GND#B29
PERn3
RSVD#B30
GND#A31
PRSNT2#B31
RSVD#A32
GND#B32
End of the x4 Connector
RSVD#A33
PETp4
GND#A34
PETn4
PERp4
GND#B35
PERn4
GND#B36
GND#A37
PETp5
GND#A38
PETn5
PERp5
GND#B39
PERn5
GND#B40
GND#A41
PETp6
GND#A42
PETn6
PERp6
GND#B43
PERn6
GND#B44
GND#A45
PETp7
GND#A46
PETn7
PERp7
GND#B47
PERn7
PRSNT2#B48
GND#A49
GND#B49
End of the x8 Connector
RSVD#A50
GND#A51
PERp8
PERn8
GND#A54
GND#A55
PERp9
PERn9
GND#A58
GND#A59
PERp10
PERn10
GND#A62
GND#A63
PERp11
PERn11
GND#A66
GND#A67
PERp12
PERn12
GND#A70
GND#A71
PERp13
PERn13
GND#A74
GND#A75
PERp14
PERn14
GND#A78
GND#A79
PERp15
PERn15
GND#A82

PETp8
PETn8
GND#B52
GND#B53
PETp9
PETn9
GND#B56
GND#B57
PETp10
PETn10
GND#B60
GND#B61
PETp11
PETn11
GND#B64
GND#B65
PETp12
PETn12
GND#B68
GND#B69
PETp13
PETn13
GND#B72
GND#B73
PETp14
PETn14
GND#B76
GND#B77
PETp15
PETn15
GND#B80
PRSNT2#B81
RSVD#B82

B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18

SCLK1
SDATA1

PCIE_WAKE

20,26
20,26

20,42
+3.3V

GFX_TX0P
GFX_TX0N

15
15

2010/04/14

+5V
R181
10K 0402

14

16

for cost down

B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
B31
B32

GFX_TX1P
GFX_TX1N

15
15

GFX_TX2P
GFX_TX2N

15
15

GFX_TX3P
GFX_TX3N

15
15

B33
B34
B35
B36
B37
B38
B39
B40
B41
B42
B43
B44
B45
B46
B47
B48
B49

GFX_TX4P
GFX_TX4N

15
15

GFX_TX5P
GFX_TX5N

15
15

GFX_TX6P
GFX_TX6N

15
15

GFX_TX7P
GFX_TX7N

15
15

B50
B51
B52
B53
B54
B55
B56
B57
B58
B59
B60
B61
B62
B63
B64
B65
B66
B67
B68
B69
B70
B71
B72
B73
B74
B75
B76
B77
B78
B79
B80
B81
B82

GFX_TX8P
GFX_TX8N

15
15

GFX_TX9P
GFX_TX9N

15
15

GFX_TX10P
GFX_TX10N

15
15

GFX_TX11P
GFX_TX11N

15
15

GFX_TX12P
GFX_TX12N

15
15

GFX_TX13P
GFX_TX13N

15
15

GFX_TX14P
GFX_TX14N

15
15

GFX_TX15P
GFX_TX15N

15
15

20
16,19,31 A_RST#

GPM9#
R177

SHORT 0402 /NI 10

PWR

U7C
R180

1K 0402
PCIEX16-PIN A11

GND

+3.3V

SN74ACT08
R179
2K 0402

+3.3V_DUAL

C374

C369
0.1UF 16V Y5V 0402 /NI
0.1UF 16V Y5V 0402 /NI

CT5 BOM VALUE


470UF 16V 8X11.5

+12V

+ CT5
C376
1000UF 6.3V 6.3X8 8X12
10UF 10V 0805 Y5V /NI

C377

BOM VALUE
1000UF 6.3V 8X12

+3.3V

C368

0.1UF 16V Y5V 0402


0.1UF 16V Y5V 0402

+ CT7
1000UF 6.3V 6.3X8 8X12

C367
0.1UF 16V Y5V 0402

PCIEX16-164 PIN LR-B

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn
Date:

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com


5

PCIE X16 SLOT


Rev
6.1

A88PC-M3S
Sheet

Tuesday, June 29, 2010


1

25

of

43

IDSEL:AD21 , INT:ABCD , REQ0 & GNT0 , PCI_CLK3


+3.3V

+5V

+3.3V

7
5
3
1

+5V

PCI_SLOT 1

-12V

+3.3V_DUAL

+12V

8
6
4
2

PCI_TDI
PCI_TMS
PCI_TCK
PCI_TRST#

+3.3V
D

+5V

+5V

PCI_SLOT 2

-12V

RN31
4.7K 8P4R 0402

PCI1

B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
B31
B32
B33
B34
B35
B36
B37
B38
B39
B40
B41
B42
B43
B44
B45
B46
B47
B48
B49

PCI_TCK

19
19

PCI_INTB#
PCI_INTD#

PRSNT1#1
PRSNT1#2

20

ROMCS#
19
19

ROMCS_
PCI_CLK1
PCI_CLK1

R182

0 0402 /NI
TP /NI

PCI_REQ#0
PCI_AD31
PCI_AD29
PCI_AD27
PCI_AD25

19

PCI_CBE#3

PCI_AD23
PCI_AD21
PCI_AD19

PCI_AD17
19
19

PCI_CBE#2
PCI_IRDY#

19 PCI_DEVSEL#
19
19

PCI_LOCK#
PCI_PERR#

19

PCI_SERR#

19 PCI_CBE#1

PCI_AD14
PCI_AD12
PCI_AD10

PCI_AD8
PCI_AD7

B52
B53
B54
B55
B56
B57
B58
B59
B60
B61
B62

PCI_AD5
PCI_AD3
PCI_AD1
PU1_A64J

IDSEL:AD22 , INT:BCDA , REQ1 & GNT1 , PCI_CLK4

+3.3V

+5V

+3.3V_DUAL

+12V

PCI2

-12V
TRST#
TCK
+12V
GND#B3
TMS
TDO
TDI
+5V#B5
+5V#A5
+5V#B6
INTA#
INTB#
INTC#
INTD#
+5V#A8
PRSNT1# RESERVED#A9
RESERVED#B10 +5Vi/o#A10
PRSNT2# RESERVED#A11
GND#B12
GND#A12
GND#B13
GND#A13
RESERVED#B14
3.3Vaux
GND#B15
RESET#
CLK
+5Vi/o#A16
GND#B17
GNT#
REQ#
GND#A18
+5Vi/o#B19
PME#
AD31
AD30
AD29
+3.3V#A21
GND#B22
AD28
AD27
AD26
AD25
GND#A24
+3.3V#B25
AD24
C/BE#3
IDSEL
AD23
+3.3V#A27
GND#B28
AD22
AD21
AD20
AD19
GND#A30
+3.3V#B31
AD18
AD17
AD16
C/BE#2
+3.3V#A33
GND#B34
FRAME#
IRDY#
GND#A35
+3.3V#B36
TRDY#
DEVSEL#
GND#A37
GND#B38
STOP#
LOCK#
+3.3V#A39
PERR#
RESERVED#A40
+3.3V#B41
RESERVED
SERR#
GND#A42
+3.3V#B43
PAR
C/BE#1
AD15
AD14
+3.3V#A45
GND#B46
AD13
AD12
AD11
AD10
GND#A48
GND#B49
AD9
AD8
AD7
+3.3V#B54
AD5
AD3
GND#B57
AD1
+5Vi/o#B59
ACK64#
+5V#B61
+5V#B62
PCI-120 PIN-R

C/BE#0
+3.3V
AD6
AD4
GND
AD2
AD0
+5Vi/o
REQ64#
+5V#A61
+5V

A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
A31
A32
A33
A34
A35
A36
A37
A38
A39
A40
A41
A42
A43
A44
A45
A46
A47
A48
A49
A52
A53
A54
A55
A56
A57
A58
A59
A60
A61
A62

PCI_TRST#
PCI_TCK
PCI_TMS
PCI_TDI
PCI_INTA#
PCI_INTC#

19
19

PCI_INTC#
PCI_INTA#
PRSNT2#1
PRSNT2#2

TP /NI

standart circuit
PCI_RST_
PCIRSTIN_

19,31
19

PCI_GNT#0

19

PCI_PME#

20

19
PCI_AD30

R183
ROMCS_
PCI_CLK4
PCI_CLK4

0 0402 /NI
TP /NI

PCI_REQ#1
PCI_AD31
PCI_AD29

PCI_AD28
PCI_AD26

PCI_AD27
PCI_AD25

PCI_AD24
IDSEL_0

PCI_CBE#3
PCI_AD23

PCI_AD22
PCI_AD20

PCI_AD21
PCI_AD19

PCI_AD18
PCI_AD16

PCI_AD17
PCI_CBE#2
PCI_FRAME#

PCI_AD15

19

PCI_TRDY#

19

PCI_STOP#

19

SCLK1
SDATA1

20,25
20,25

PCI_PAR

19

PCI_AD13
PCI_AD11

PCI_IRDY#
PCI_DEVSEL#
PCI_LOCK#
PCI_PERR#
PCI_SERR#
PCI_CBE#1
PCI_AD14
PCI_AD12
PCI_AD10

PCI_AD9

PCI_CBE#0
PCI_AD6
PCI_AD4

19

PCI_AD8
PCI_AD7
PCI_AD5
PCI_AD3

PCI_AD2
PCI_AD0

PCI_AD1

PU1_R64J

PU2_A64J

B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
B31
B32
B33
B34
B35
B36
B37
B38
B39
B40
B41
B42
B43
B44
B45
B46
B47
B48
B49
B52
B53
B54
B55
B56
B57
B58
B59
B60
B61
B62

-12V
TRST#
TCK
+12V
GND#B3
TMS
TDO
TDI
+5V#B5
+5V#A5
+5V#B6
INTA#
INTB#
INTC#
INTD#
+5V#A8
PRSNT1# RESERVED#A9
RESERVED#B10 +5Vi/o#A10
PRSNT2# RESERVED#A11
GND#B12
GND#A12
GND#B13
GND#A13
RESERVED#B14
3.3Vaux
GND#B15
RESET#
CLK
+5Vi/o#A16
GND#B17
GNT#
REQ#
GND#A18
+5Vi/o#B19
PME#
AD31
AD30
AD29
+3.3V#A21
GND#B22
AD28
AD27
AD26
AD25
GND#A24
+3.3V#B25
AD24
C/BE#3
IDSEL
AD23
+3.3V#A27
GND#B28
AD22
AD21
AD20
AD19
GND#A30
+3.3V#B31
AD18
AD17
AD16
C/BE#2
+3.3V#A33
GND#B34
FRAME#
IRDY#
GND#A35
+3.3V#B36
TRDY#
DEVSEL#
GND#A37
GND#B38
STOP#
LOCK#
+3.3V#A39
PERR#
RESERVED#A40
+3.3V#B41
RESERVED
SERR#
GND#A42
+3.3V#B43
PAR
C/BE#1
AD15
AD14
+3.3V#A45
GND#B46
AD13
AD12
AD11
AD10
GND#A48
GND#B49
AD9
AD8
AD7
+3.3V#B54
AD5
AD3
GND#B57
AD1
+5Vi/o#B59
ACK64#
+5V#B61
+5V#B62
PCI-120 PIN-R

C/BE#0
+3.3V
AD6
AD4
GND
AD2
AD0
+5Vi/o
REQ64#
+5V#A61
+5V

PCI_TRST#

A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
A31
A32
A33
A34
A35
A36
A37
A38
A39
A40
A41
A42
A43
A44
A45
A46
A47
A48
A49

PCI_TMS
PCI_TDI
PCI_INTB#
PCI_INTD#

standart circuit
PCIRSTIN_

19,31

PCI_GNT#1

19

PCI_PME#
PCI_AD30
PCI_AD28
PCI_AD26
PCI_AD24
IDSEL_1
PCI_AD22
PCI_AD20

CT30 BOM VALUE


1000UF 10V 8X14X3.5 LR O /NI

PCI_AD18
PCI_AD16

+5V

PCI_FRAME#
PCI_TRDY#

C142
+ CT30
10UF 10V 0805 Y5V
1000UF 6.3V 6.3X8 8X12 /NI

PCI_STOP#

C145

C144
0.1UF 16V Y5V 0402

0.1UF 16V Y5V 0402

SCLK1
SDATA1
PCI_PAR
PCI_AD15
PCI_AD13
PCI_AD11
PCI_AD9
PCI_CBE#0

A52
A53
A54
A55
A56
A57
A58
A59
A60
A61
A62

PCI_AD6
PCI_AD4
PCI_AD2
PCI_AD0
PU2_R64J

19,23 PCI_AD[31..0]

+5V

IDSEL_1
IDSEL_0

R185

R184

100 0402 PCI_AD21

100 0402 PCI_AD22


C178
0.1UF 16V Y5V 0402

C3810.1UF 16V Y5V 0402 /NI

C179
0.1UF 16V Y5V 0402

PRSNT2#1
C3820.1UF 16V Y5V 0402 /NI

C3830.1UF 16V Y5V 0402 /NI

PRSNT1#1

EMI

PRSNT2#2
C3840.1UF 16V Y5V 0402 /NI
PRSNT1#2

PCI PULL UPS


19
19

+5V
RN33
1
3
5
7

2
4
6
8

PCI_REQ#1
PCI_REQ#0

PU2_R64J
PU2_A64J
PU1_R64J
PU1_A64J

1
3
5
7

+3.3V

2
4 RN32
6 4.7K 8P4R 0402
8

4.7K 8P4R 0402

19 PCI_CBE#[3..0]

PCI_CBE#0
PCI_CBE#1
PCI_CBE#2
PCI_CBE#3

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
Document Number
penalties.
Custom
Date:

www.vinafix.vn

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

PCI SLOT 1/2


Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010


1

Sheet

26

of

43

2010/04/14
+3.3V

+5V

IR11
2.2K 0402
B
E

20 IDE_RST#
IDE_RST_

IR8
4.7K 0402

IQ2

R_PRST#

IDE1

2N3904 SOT23

TP /NI

PDDR7
PDDR6
PDDR5
PDDR4
PDDR3
PDDR2
PDDR1
PDDR0
R_PRST#
PDREQ
PDIOW#
PDIOR#
PDIORDY#
PDACK#
SIRQI_
PDAR1
PDAR0
PDCS1#
P_HDLED*

35

P_HDLED*

R189

R190

5.6K 0402 /NI

3
5
7
9
11
13
15
17
1

DD7
DD6
DD5
DD4
DD3
DD2
DD1
DD0
RESET*

21
23
25
27
29
31
33
35
37
39

DMARQ
DIOW*
DIOR*
IORDY
DMACK*
INTRQ
DA1
DA0
CS0*
DASP*

32

8.2K 0402 /NI

NC

DD8
DD9
DD10
DD11
DD12
DD13
DD14
DD15

4
6
8
10
12
14
16
18

CSEL

28

PDIAG*
DA2
CS1*

34
36
38

GND
GND
GND
GND
GND
GND
GND

2
19
22
24
26
30
40

PDDR8
PDDR9
PDDR10
PDDR11
PDDR12
PDDR13
PDDR14
PDDR15
PCSEL
PDMA66

PDMA66

20

R188
C385

100K 0402

0.1UF 16V Y5V 0402 /NI

BOX 2X20 N20-R

PDCS3#
PDAR2

PDD_R[15..0]

21 PDD_R[15..0]
21

PDREQ_R

21
21

PDIOW#_R
PDIOR#_R

PDREQ

21

PDD_R7
PDD_R8
PDD_R6
PDD_R5
PDD_R9
PDD_R10
PDD_R4
PDD_R11
PDD_R12
PDD_R3
PDD_R2
PDD_R0

PDA_R[2..0]

PDA_R[2..0]

PDA_R1
21 PDIORDY#_R
21
PDACK#_R
21

SIRQI

21
21

PDCS1#_R
PDCS3#_R

PDA_R0
PDA_R2
PDD_R13
PDD_R1
PDD_R14
PDD_R15

PDIOW#
PDIOR#
PDDR7
PDDR8
PDDR6
PDDR5
PDDR9
PDDR10
PDDR4
PDDR11
PDDR12
PDDR3
PDDR2
PDDR0
PDAR1
PDIORDY#
PDACK#
PDAR0
SIRQI_
PDAR2
PDCS1#
PDCS3#
PDDR13
PDDR1
PDDR14
PDDR15

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
IDE
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

ATA 133
Rev
6.1

A88PC-M3S

Date:

Tuesday, June 29, 2010

Sheet
1

27

of

43

Q72
USBP3

B2 B1
CM1293
A2 + A1

2
USBN2

USBN3

USB5V LAN

USBP2

Q73
USBP7

B2 B1
CM1293
A2 + A1

2
USBN7

CM1293 SOT23-6 /NI

USBP6

USB5V LAN

USBN6

CM1293 SOT23-6 /NI

2010/04/14
JUSBV1
+5V

HEADER 1X3
3

+5V_DUAL

C386
0.1UF 16V Y5V 0402

BOM VALUE
1000UF 10V 8X14X3.5 LR O
C

RJ45USB1A

FOR EMI
PS1
USB5V_LAN
POLY FUSE 2.0A
0 0805 /NI
USB5V LAN
R194
C387
27K 0402
+ CT6
USBKB1A
1000UF 6.3V 6.3X8 8X12
0.1UF 16V Y5V 0402

USB5V LAN

R193

G2

USBN2
USBP2
USBN3
USBP3

USBN2
USBP2
USBN3
USBP3

20

51K 0402
20
20
20
20

8
7
6
5

G1

20
20
20
20

4
3
2
1

USB_OCP13#
R195

USBN6
USBP6
USBN7
USBP7

USBN6
USBP6
USBN7
USBP7

B1

VCC0

B2

DATA0-

B3

DATA0+

B4

GND0

A1
A2
A3

USB_KB

A4

VCC1
DATA1DATA1+

GND2

G3

GND3

G4

GND4

G5

GND5

G6
IO_GND

GND1
LANUSB_GBMA

for cost down

FOR EMI

R196

SHORT 0805 /NI

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
Document Number
penalties.
Custom
Date:
5

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

USB CONN
Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet
1

28

of

43

BOM VALUE
100UF 16V 5X11 2mm LR
D

ACT1
LR145 22 0402

100UF 16V 5X11 2MM LR 6.5X10


+

AC1
10P 50V NPO 0402
100UF 16V 5X11 2MM LR 6.5X10

V6.1 modify

AU1

ACT3
LINE2_L_
+
ACT4
LINE2_R_
+

PORT-E-L
PORT-E-R

100UF 16V 5X11 2MM LR 6.5X10

MIC2_L_
MIC2_R_

AC8

10UF 10V 0805 Y5V

AC9

10UF 10V 0805 Y5V

PORT-F-L
PORT-F-R
SENSE_A

30
30
30

FRONT_JD
MIC1_JD
LINE1_JD

FRONT_JD
MIC1_JD
LINE1_JD

LINEOUT_L_

20,23 AZ_RST#
20
AZ_SYNC
20 AZ_SDATA_OUT
20 ACZ_SDATA_IN2
20 AZ_BIT_CLK

AR5
AR7
AR8

5.1K 1% 0402
20K 1% 0402
10K 1% 0402

11
10
5
8
6
14
15
18
19
20
16
17
13
37
45
46
12
2
3
4
7
26
42

RESET# (I)
FRONT_OUT_L (B)
SYNC (I)
FRONT_OUT_R (B)
SDOUT (I)
LINE_IN1_L (B)
SDIN (O)
LINE_IN1_R (B)
BITCLK (I)
MIC1_L (B)
LINE_IN2_L (B)
MIC1_R (B)
LINE_IN2_R (B) CENTER_OUT (O)
CD_L (I)
LFE_OUT (O)
CD_GND (I)
SURR_L (B)
CD_R (I)
SURR_R (B)
MIC2_L (B)
SENSE_B (I)
MIC2_R (B)
DCVOL (I)
SENSE_A (I)
JDREF
LINE1_VREFO_R (O) SPDIFO (O)
SIDESURR_L (O) SPDIFI/EAPD (B)
SIDESURR_R (O)
VREF (O)
PC_BEEP (I) MIC1_VREFO_L (O)
GPIO0 (B)
LINE1_VREFO-L (O)
GPIO1 (B)
MIC2_VREFO (O)
GND1 (P)
LINE2_VREFO (O)
GND2 (P)
MIC1_VREFO_R (O)
VCC3_1 (P)
VCC3_2 (P)
AGND1 (P)
AVCC_1 (P)
AGND2 (P)
AVCC_2 (P)
ALC662 LQFP48

GND_AUD

PORT-D-L
PORT-D-R
PORT-C-L
PORT-C-R
PORT-B-L
PORT-B-R

35
36
23
24
21
22
43
44
39
41
34
33
40
48
47
27
28
29
30
31
32
1
9
25
38

AC2
AC3
AC4
AC5

AR4

47 0402
AR6

MIC1_VREFO_L
MIC2_VREFO
LINE2_VREFO
MIC1_VREFO_R
VCC3_L

LINE1_L_
LINE1_R_
MIC1_L_
MIC1_R_

10UF 10V 0805 Y5V


10UF 10V 0805 Y5V
10UF 10V 0805 Y5V
10UF 10V 0805 Y5V

JDREF
SPDIFO

FRONT_IO_SENSE

20K 1% 0402

30

GND_AUD
SPDIFO

AC16 0.1UF 16V Y5V 0402


GND_AUD
AC11
10UF 10V 0805 Y5V

30

2010/05/28
AR11

+5VA

AC20
1UF 10V Y5V 0402

AC14
1UF 10V Y5V 0402

LINEOUT_R_

100UF 16V 5X11 2MM LR 6.5X10


ACT2

AR13

0 0402

AR12
0 0402 /NI

2.7 0805

+3.3V

AC12
10UF 10V 0805 Y5V

AC15

GND_AUD

10UF 10V 0805 Y5V

for cost down


MIC2_VREFO
KA

for cost down


B

AQ1
BAT54A SOT23 /NI

75 8P4R 0402

KA

AQ2
BAT54A SOT23

MIC2_R_
MIC2_L_
MIC1_R_
MIC1_L_

8
6
4
2

7
5
3
1

MIC2_R
MIC2_L
MIC1_R
MIC1_L

LINE2_VREFO

ARN2
30
30
30
30

MIC1_VREFO_R
MIC1_VREFO_L

30
30

LINE1_L
LINE1_R

8
6
4
2

LINEOUT_R_
LINEOUT_L_
LINE2_L_
LINE2_R_

75 8P4R 0402
AR21
75 0402 LINE1_L_
AR22
75 0402 LINE1_R_

LINE1_L
LINE1_R

2010/05/28

ARN1
2.2K 8P4R 0402

AR14
2.2K 0402 /NI

2
4
6
8

7
5
3
1

LINEOUT_R
LINEOUT_L
LINE2_L
LINE2_R

1
3
5
7

ARN3
30
30
30
30

MIC2_L
MIC2_R
MIC1_R
MIC1_L

MIC2_L
MIC2_R

30
30

MIC1_R
MIC1_L

30
30

AR15
2.2K 0402 /NI

LINE2-L
LINE2-R

LINE2_L
LINE2_R

30
30

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
CODEC
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

ALC 662
Rev
6.1

A88PC-M3S

Date:
2

Tuesday, June 29, 2010

Sheet
1

29

of

43

+3.3V

29

LINE1_JD

29

LINE1_L

29

LINE1_R

2010/05/28

LINE1_L

AL2

BEAD 60 0603

R_LINE1_L

LINE1_R

AL3

BEAD 60 0603

R_LINE1_R

AR23
22K 0402 /NI

29

LINEOUT_R

AL4

LINEOUT_R

10

GND_AUD

FRONT_JD

for cost down

R_LINEOUT_L

22 AUDIO1C
23
24
25
1
AUDIO JACK 3HD

+12V

2010/05/28
2
4
6
8

1
3
5
7

MIC1_R

MIC1_L

AL7

MIC1_R

AL8

BEAD 60 0603

BEAD 60 0603

LINE2_R
LINE2_L
LINEOUT_L
LINEOUT_R

2 AUDIO1B
3
4
5
1
AUDIO JACK 3HD

2
4
6
8

I
O
A

AZ1117H-ADJ SOT-223

1
3
5
7

R2

GND_AUD

R_MIC1_R
+5V

JSPDIFOUT1
1
2
3

2010/05/21 ADD AC27 FOR EMI

AC23
1UF 16V 0805 Y5V

AR1
1

SPDIFO

29

WAFER 1X3 BLACK

SHORT 0805 /NI


2
EMI

AC27

100P 50V NPO 0402 /NI

AC28

100P 50V NPO 0402 /NI

G2

G1

GND_AUD

G2

BIOSTAR'S PROPRIETARY INFORMATION

H1

Any unauthorized use, reproduction,


duplication, or disclosure of this
Title
document will be subject to the
AUDIO
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

G4
AUDIO JACK 3HD
G4

G3

BEAD 60 0805 1A
2
1
AL6

AUDIO1A

G3

IO_GND
5

BOM VALUE
100UF 16V 5X11 2mm LR

Vout=Vref (1.25V) X ( 1+R2/R1 )


=5V

for cost down

G5

AC17
+ ACT5
0.1UF 16V Y5V 0402
AR20
390 1% 0402100UF 16V 5X11 2MM LR 6.5X10

GND_AUD

R_MIC1_L

GND_AUD

G1

AR19
130 1% 0402

22K 8P4R 0402

AC24 AC25
100P 50V NPO 0402
100P 50V NPO 0402

R1

AQ3

GND_AUD

ARN6

MIC1_JD

+5VA

ARN5
MIC2_L
MIC2_R
MIC1_R
MIC1_L

R_LINEOUT_R

BEAD 60 0603

MIC1_L

1: INTEL HD AUDIO DONGLE UNCONNECTED

AC26

29
MIC1_JD
AC21
AC22
100P 50V NPO 0402 100P 50V NPO 0402

29

20

0: INTEL HD AUDIO DONGLE CONNECTED

HEADER 2X5 N8 R

22K 8P4R 0402 /NI

29

FPAUD_PRESENCE#

AR17

39.2K 1% 0402
0402AR18
AR18

AC19
100P 50V NPO 0402

BEAD 60 0603

AL5

AR16
10K 0402
F_AUDIO1
2
4
6 20K 1% 0402

1000P 50V X7R 0402

FRONT_JD

LINEOUT_L

1
3
5
7
9

GND_AUD

29

LINEOUT_L

32 AUDIO1D
33
34
35
1
AUDIO JACK 3HD

AR25
22K 0402 /NI
AC18
100P 50V NPO 0402

29

29
MIC2_L
29
MIC2_R
29
LINE2_R
29 FRONT_IO_SENSE
29
LINE2_L

LINE1_JD

MIC2_L
MIC2_R
LINE2_R
FRONT_IO_SENSE
LINE2_L

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

CONNECTOR
Rev
6.1

A88PC-M3S

Date:
2

Tuesday, June 29, 2010

Sheet
1

30

of

43

SUPERIO PART: S+Reference


PDR7
PDR6
PDR5
PDR4
PDR3
PDR2
PDR1
PDR0
STROBEJ
ALFJ
ERRORJ
PARINITJ
SLCTINJ
ACKJ
BUSY
PE
SLCTJ

+3.3V

10K 0402 /NI

36
OV_HT0
19,26 PCIRSTIN_
3VSB_EUP
36
OV_CHIP1
36
OV_CHIP0
32
FAN_TACH1
32
FAN_CTL1
32
FAN_TACH2

SER_IRQ

10K 0402
PWRON_
10K 0402 /NI LDRQ_
10K 0402
IO_PME_

+5V_DUAL

SR26

10K 0402

+5V

SR48

32
36
36

FAN_CTL3
VDIMM2
VDIMM1

40

5VSB_CTRL

38 PWRGD1_50ms
21 SPI_WP_
36

10K 0402 /NI CIRTX

VDIMM0

V6.1 modify
36

SIO_VCORE

0.01UF 25V X7R 0402

SC6

0.01UF 25V X7R 0402

DCD2_N
CTS2_N

OV_HT1

for cost down

V6.1 modify

SC5

40 PWRGD1_30ms
42
LAN_RST#
3VSB_EUP
SIO_VCORE
16,19,25 A_RST#
19
LDRQ_

3VSB_EUP
SC8
SC9

5VSB_CTRL_
PWRGD1_50ms

CIRRX

SUPERIO PULL HIGH

C1

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38

PCI_RSTIN_

for cost down

V6.1 modify

SR23
SR25
SR46

for cost down

RIJ0

+3.3V_DUAL

RIJ0

0.1UF 16V Y5V 0402


10UF 10V 0805 Y5V

DTR2_N
CIRTX
PECI_RQT
PWRGD1_30ms
PCIRST1_
PCIRST2_
LRESET_
LDRQ_

CTS1#
FAN_CTL5/CIRRX2/GP16
PCIRSTIN#/CIRTX2/GP15
3VSB
VCORE_EN/GP64
VCORE_GOOD/GP63
FAN_TAC1
FAN_CTL1
FAN_TAC2/GP52
FAN_CTL2/GP51
FAN_TAC3/GP37
FAN_CTL3/GP36
GP35
GP34
GNDD
5VSB_CTRL
5VAUX_SW
PWRGD2_50ms
GP30
SIN2/GP27
SOUT2/GP26
FAN_TAC4/DSR2#/GP25
FAN_TAC5/RTS2#/GP24
GP23/SI
GP22/SCK
DCD2#/GP21
CTS2#/GP20
RI2#/GP17
DTR2#
CE_N//CIRTX
PECI_RQT/GP14
PWRGD1_30ms
PCIRST1#/GP12
PCIRST2#/GP11
3VSB
VCORE
LRESET#
LDRQ#

for cost down

C2

+3.3V

PUT C1 TO PIN4,C2 TO PIN35

+5V_DUAL

CIR1

CIRRX

CIRTX

3 NC

10K 8P4R 0402


8PECI_RQT
6 DTR2_N
4 CTS2_N
2 DCD2_N

19
19
19
19
19
19
20
20
19

SER_IRQ
FRAME_
LAD0
LAD1
LAD2
LAD3
SIO_KBRST_
A20GATE
PCI_CLK0
TP /NI
PCI_CLK0
18 CLK_48M_SIO
TP /NI
CLK_48M_SIO

HEADER 2X3 N4 R

CIR CONNECTOR

IT8721FBX

SR49
30.1K 1% 0402

+V_CPU

+5V

SR50
7.5K 1% 0402

SR51
1K 1% 0402

ILIM

+1.5V_SUS

SR52
1K 1% 0402

SR53
1K 1% 0402

TP /NI
ATX_PWRGD

+5V_DUAL

D
SC2
10UF 10V 0805 Y5V

SQ3
2N7002 SOT23
S

SFB2

2.2K 0402

MDAT

SR41

2.2K 0402

PS_ON_

for cost down


RSMRST_

20

KCLK
KDAT
ACPI_LED
SIO_PWRGD
SLP_S5_
PS_ON_
PWRBTN_

34
34
35
35
20,38
35
35

SHORT 0402 /NI


SHORT 0402 /NI
SHORT 0402 /NI
SHORT 0402 /NI

IO_PME_
PWRON_
SIO_SUSB_
SIO_SYS_3VSB

SR33
SR34
SR36

SHORT 0402 /NI IO_PME_


SB_PWRON_
SHORT 0402 /NI
SLP_S3_
100 0402
+3.3V_DUAL

SIO_COPEN_

SR38

1K 0402

TMPIN1
SC4
2200P 50V X7R 0402
TS_DSR31

ISEN_SHORT /NI

CPU_THERMDA

CPU_THERMDC

for20cost down
20
20,38

CPU TEMPERATURE
TMPIN2

VBAT_MON
3VSB_EUP
TALERT#

SC7
2200P 50V X7R 0402
TS_DSR40

21

ISEN_SHORT /NI

CHIP_THERM_ PULL HIGH RESISTOR IS AT CHIP PAGE

NB_THERMDA

16

NB_THERMDC

16

NORTHBRIDGE TEMPERATURE
SC10
10UF 10V 0805 Y5V

FDSKCHG_
FWP_
FINDEX_
FTRAK0_
FRDATA_
FWEN_
FHEAD_
FSTEP_
FDIR_
FWD_
FDSB_
FDSA_
FMOB_
FMOA_
FRWC_

+1.8V

+1.1V

SC11
0.1UF 16V Y5V 0402

SC12
1UF 10V Y5V 0402

TMPIN3
SQ4
2N3906 SOT23

SC13
2200P 50V X7R 0402

34
34
34
34
34
34
34
34
34
34
34
34
34
34
34

TS_D-

SYSTEM TEMPERATURE

LED1 FOR MEMORY


LED2 FOR VGA

CPU_VDDNB

R150
R206
10K 1% 0402 /NI
10K 1% 0402

DEBUG LED

R161
10K 1% 0402

SIO_SUSB_

TP /NI

SLP_S3_

LRESET_

TP /NI

A_RST_

SIO_SUSC#

TP /NI

SLP_S5_

TO TEST POINT

21 VMONI_+1.8V
21 VMONI_+1.1V
21 VMONI_CPUVDD_NB

SR57 SC15
SR58
SC14
9.76K 1% 0402
10.7K 1% 0402
0.1UF 16V X7R 0402
0.1UF 16V X7R 0402

SR32

SR19
330 0402

+1.2V_HT

SR54
1K 1% 0402

MCLK

SHORT 0805 /NI

SR27
SR28
SR29
SR30

CHIP_THERM_

35,40

ATX POWERGD LEVEL SHIFT

SC1
10UF 10V 0805 Y5V

SIO_PWRGD_S
SIO_SUSC#
SIO_PSON#
SIO_PANSHW#

OV_VTT1

VIN0
VIN1
VIN2
VIN4
VIN5
VIN6

ATX_PWRGD

+3.3V

VIN0
VIN1
VIN2
VIN3
VIN4
VIN5
VIN6
VREF
SC3 1UF 10V Y5V 0402
TMPIN1
TMPIN2
TMPIN3
SR21
0 0402 /NI
TS_DGNDA
RSMRST_
CIRRX
MCLK
MDAT

SER_IRQ
FRAME_
LAD0
LAD1
LAD2
LAD3
SIO_KBRST_
A20GATE

Note: VIN0,VIN1 Must be around 2.8V(>=2.9V Better)


+12V

102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65

BUSY/GP82
PE/GP81
SLCT/GP80
AVCC3
VIN0
VIN1
VIN2
VIN3/ATXPG
VIN4/VLDT_12
VIN5/VDDA_25
VIN6/VDIMM_STR
VREF
TMPIN1
TMPIN2
TMPIN3
TS_DGNDA
RSMRST#/CIRRX1/GP55
PCIRST3#/GP10/VDIMM_STR_EN
MCLK/GP56
MDAT/GP57
KCLK/GP60
KDAT/GP61
3VSBSW#/GP40
PWRGD3_150ms
SUSC#/GP53
PSON#/GP42
PANSHW#/GP43
GNDD
PME#/GP54
PWRON#/GP44
SUSB#
SYS_3VSB
VBAT
COPEN#
3VSB
GP47
DSKCHG#

SFB1
SHORT 0805 /NI

39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64

SRN13
7
5
3
1

VCC CAPS

for cost down

VIN3

4.7K 0402 /NI5VSB_CTRL_

SR42

JP4

SR1
10K 0402

SIO PWRGD IN

+3.3V

SR18

JP3

JP4/DTRJ0

TP /NI

PCIRSTIN_

2010/05/18
4.7K 0402

JP3/TXD0

SU1

PCIRST1_
PCIRST2_
LRESET_
SIO_KBRST_
A20GATE
PWRGD1_50ms
PWRGD1_30ms
OV_VTT1
FRAME_
CHIP_THERM_
PCI_RSTIN_
SIO_PWRGD_S

SR17

JP2

3VSB_EUP

JP2/RTSJ0

V6.1 modify

+3.3V

1K 0402 /NI
1K 0402 /NI
1K 0402
1K 0402
1K 0402
1K 0402
1K 0402
10K 0402
10K 0402
10K 0402
4.7K 0402
1K 0402

RTSJ0
DSRJ0
TXD0
RXDJ0
DTRJ0
DCDJ0
RIJ0
CTSJ0

128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103

SR20
SR22
SR35
SR37
SR9
SR24
SR16
SR43
SR44
SR45
SR47
SR39

34
34
34
34
34
34
34
34

RI1#
DCD1#
DTR1#/JP4
SIN1
SOUT1/JP3
DSR1#
RTS1#
FAN_CTL4/VID_TURBO
GP65/VDDA_EN
GP66/VLDT_EN
GP67/CPU_PG
GNDD
PD7/GP77/BUSSO2
PD6/GP76/BUSSO1
PD5/GP75/BUSSO0
PD4/GP74/BUSSI2
PD3/GP73/BUSSI1
PD2/GP72/BUSSI0
PD1/GP71
PD0/GP70
STB#/GP87/SMBC_M
AFD#/GP86/SMBC_R
ERR#
INIT#/GP85/SMBD_M
SLIN#/GP84/SMBD_R
ACK#/GP83

for cost down

4.7K 8P4R 0402


8
JP4/DTRJ0 JP4
6
JP3/TXD0 JP3
4
JP2/RTSJ0 JP2
2
10K 8P4R 0402
LAD0
8
LAD1
6
LAD2
4
LAD3
2

SERIRQ
LFRAME#
LAD0
LAD1
LAD2
LAD3
KRST#/GP62
GA20/JP5
PCICLK
SO/GP50
CLKIN
GNDD
DENSEL#
MTRA#
SST/AMDTSI_D/PECI_AVA/MTRB#
DRVA#
PECI/SBTSI_C/DRVB#
WDATA#
SMBC_R2/DIR#
SMBC_M2/STEP#
SMBD_R2/HDSEL#
SMBD_M2/WGATE#
RDATA#
TRK0#
INDEX#
WPT#

SRN1
7
5
3
1
SRN2
7
5
3
1

34
34
34
34
34
34
34
34
34
34
34
34
34
34
34
34
34

R254

R253

10K 1% 0402 /NI


R228

10K 1% 0402 /NI


A

30K 1% 0402 /NI

GNDA

BIOSTAR'S PROPRIETARY INFORMATION

HARDWARE MONITOR

Any unauthorized use, reproduction,


duplication, or disclosure of this
Title
document will be subject to the
SUPER
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

I/O ITE 8721


Rev
6.1

A88PC-M3S

Date:

Tuesday, June 29, 2010

Sheet
1

31

of

43

+3.3V
+12V
SR62
4.7K 0402 /NI
+3.3V

U9A
PWR

LM324 SO14
FAN_CTL1_P

WAFER 1X4 2.54MM


SR72
12.1K 1% 0402

SR68
4.7K 0402
CPU_FAN1_3

SR70

+5V

WAFER 1X3

SR83

CPU FAN CONTROL

SD4
BAV99 SOT23 /NI

SR82
4.7K 0402
SYS_FAN2_3

SR71
22K 0402

K
3
2
1

31

KA

SYS_FAN1

FAN_TACH1

V6.1 modify

+12V

27K 0402

+ SCT3
100UF 16V 5X11 2MM LR 6.5X10

BOM VALUE
100UF 16V 5X11 2mm LR

+12V

A
SD2
BAV99 SOT23 /NI

CPU_FAN1
4
3
2
1

SQ8
BCP69 SOT-223

SR69
36K 1% 0402

GND

+ SCT2
100UF 16V 5X11 2MM LR 6.5X10

+5V
+12V

KA

4
3

11

FAN_CTL1_N

1K 0402
FAN_CTL3_O

SR66
470 0402

FAN_CTL1
SR67
15K 0402

100 0402

SR64
FAN_CTL1_B

+12V
FAN_CTL1_O

31

SR63

SR65
4.7K 0402 /NI

FAN_CTL3

31

27K 0402

+ SCT6
100UF 16V 5X11 2MM LR 6.5X10

FAN_TACH2 31

SR84
22K 0402

OPTIONAL
WHEN USE SYSTEM2 FAN,CAN'T PERFORM
V_AXG OV FUNCTION

+5V
JP1

NC1

1
2
HEADER 1X2 D 150 /NI
JP2
1
2

NC2

HEADER 1X2 D 150 /NI

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
HW MON/FAN
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

CONTROL
Rev
6.1

A88PC-M3S

Date:

Tuesday, June 29, 2010

Sheet
1

32

of

43

REF10
PAD200-8 /NI
1
2
3
4

REF3
PAD200-8 /NI
1
2
3
4

8
7
6
5

REF8
PAD200-8 /NI
1
2
3
4

8
7
6
5

8
7
6
5

REF9
PAD200-8 /NI
1
2
3
4

8
7
6
5

8
7
6
5

REF2
PAD200-8 /NI
1
2
3
4
9

8
7
6
5

REF1
PAD200-8 /NI
1
2
3
4

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
FDD
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

Date:

/ PS2 CONN / BIOS


Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet
1

33

of

43

+5V

-12V

+12V

+5V
SU2
31
31
31
31
31
31
31
31

20
19
18
17
16
15
14
13
12
11

DCDJ0
RIJ0
CTSJ0
DTRJ0
RTSJ0
DSRJ0
TXD0
RXDJ0

DCDJ0
RIJ0
CTSJ0
DTRJ0
RTSJ0
DSRJ0
TXD0
RXDJ0

VCC
V+
ROUT1
RIN1
ROUT2
RIN2
ROUT3
RIN3
DIN1
DOUT1
DIN2
DOUT2
ROUT4
RIN4
DIN3
DOUT3
ROUT5
RIN5
GND
VST75185CTR TSSOP

1
2
3
4
5
6
7
8
9
10

DCDJ0_C
RIJ0_C
CTSJ0_C
DTRJ0_C
RTSJ0_C
DSRJ0_C
TXDJ0_C
RXDJ0_C
SC21
SC23
SC24
SC25
SC26
SC27
SC28
SC29

SC22
0.1UF 16V Y5V 0402

+3.3V_DUAL

SR60
2.2K 0402

180P 50V NPO 0402 /NI


180P 50V NPO 0402 /NI
180P 50V NPO 0402 /NI
180P 50V NPO 0402 /NI
180P 50V NPO 0402 /NI
180P 50V NPO 0402 /NI
180P 50V NPO 0402 /NI
180P 50V NPO 0402 /NI

COM HEADER

2
4
6
8

RIJ0_C

SD1
SS12/5817 SMA

SRN6
10K 8P4R 0402

1
3
5
7

DCDJ0_C
TXDJ0_C
RTSJ0_C
RIJ0_C

20 EXT_EVNT0#

J_COM1
2
4
6
8
10

RXDJ0_C
DTRJ0_C
DSRJ0_C
CTSJ0_C

2
4
6
8

1
3
5
7

SLCTJ
PRD7
ACKJ
BUSY
PE

SRN4
2.2K 8P4R 0402

2
4
6
8

1
3
5
7

ERRORJ
AFD
-STB
-INIT

SRN5
2.2K 8P4R 0402

2
4
6
8

1
3
5
7

PRD3
PRD4
PRD5
PRD6

SRN7
2.2K 8P4R 0402

2
4
6
8

1
3
5
7

-SLIN
PRD0
PRD1
PRD2

HEADER 2X5 N10 G

1
3
5
7
9

SRN3
2.2K 8P4R 0402

SQ6
2N3904 SOT23
E

COM HEADER

COM PORT

WAKE ON RING
USB5V_LAN

+5V
REAR_USB_PWR

R271

CLOSE TO I/O CHIP

2.2K 0402

R270
2.2K 0402

SC30
0.1UF 16V Y5V 0402

2
4
6
8

31

KCLK

BEAD 60 0603

FB_KDAT

SFB4

BEAD 60 0603

FB_KCLK

10
11
9
12
13
14

FRWC_
FINDEX_
FMOA_
FDSB_
FDSA_
FMOB_
FDIR_
FSTEP_
FWD_
FWEN_
FTRAK0_
FWP_
FRDATA_
FHEAD_
FDSKCHG_

FRWC_

31

FINDEX_
FMOA_
FDSB_
FDSA_
FMOB_
FDIR_
FSTEP_
FWD_
FWEN_
FTRAK0_
FWP_
FRDATA_
FHEAD_
FDSKCHG_

31
31
31
31
31
31
31
31
31
31
31
31
31
31

SRN8
1
3
5
7

22 8P4R 0402
PRD1
2
PRD0
4
PRD2
6
PRD3
8

31
31
31
31

PDR5
PDR4
PDR6
PDR7

SRN9
1
3
5
7

22 8P4R 0402
PRD5
2
PRD4
4
PRD6
6
PRD7
8

31
31
31
31

STROBEJ
ALFJ
PARINITJ
SLCTINJ

1
3
5
7

2
4
6
8

31
31
31
31
31

ACKJ
ERRORJ
BUSY
PE
SLCTJ

-STB
AFD
-INIT
-SLIN

22 8P4R 0402
ACKJ
ERRORJ
BUSY
PE
SLCTJ

G3
G4

7
9
11
13
15
17
19
21
23
25
27
29
31
33

2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34

SFB3

USB_KB
J_PRINT1

SC33
47P 50V NPO 0402

SC34
47P 50V NPO 0402

SC35

-STB
PRD0
PRD1
PRD2
PRD3
PRD4
PRD5
PRD6
PRD7
ACKJ
BUSY
PE
SLCTJ

0.1UF 16V Y5V 0402 /NI

SQ7
FB_KDAT 1

BOX 2X17 N5-R

2
FB_KCLK 3

B2 B1
CM1293
A2 + A1

1
3

KDAT

150 8P4R 0402

FDD1
B

31

PDR1
PDR0
PDR2
PDR3

SRN10
USBKB1B

SRN12

1
3
5
7

SR61
150 0402

31
31
31
31

6
5

REAR_USB_PWR

1
3
5
7
9
11
13
15
17
19
21
23
25

2
4
6
8
10
12
14
16
18
20
22
24

AFD
ERRORJ
-INIT
-SLIN

HEADER 2X13 N26

CM1293 SOT23-6 /NI

FLOPPY

KEYBOARD & MOUSE

PARALLEL CONNECTOR

R265

SHORT 0805 /NI

IO_GND
R266

SHORT 0805 /NI


IO_GND

for cost down

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
COM & LPT CONNECTOR
applicable civil and/or criminal
Document Number
Size
penalties.
Custom

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

Date:
2

A88PC-M3S
Sheet

Tuesday, June 29, 2010

34

Rev
6.1
of

43

+5V_STBY
+5V

-12V +3.3V

R267
10K 0402

31

PS_ON_
C444

+5V

470P 50V X7R 0402

EC6
0.1UF 16V Y5V 0402
FOR EMI

NEAR ATXPWR

+3.3V

ATXPWR1
13

3.3V

3.3V

14

-12V

3.3V

15

GND GND

16

PSON

5V

17

GND GND

18

GND

5V

19

GND GND

20

NC

POK

8
9

21

5V

5VSB

22

5V

12V

10

23

5V

12V

11

24

GND

DET

12

+5V_STBY
+5V

+5V
+12V
C458
0.1UF 16V Y5V 0402

C459
0.1UF 16V Y5V 0402

+5V
D

+5V
R268
4.7K 0402
R269
0 0402 /NI

PWRGD_PS

PWRGD_PS

38

ATX_PWRGD

31,40

C449
0.1UF 16V Y5V 0402

C453
0.1UF 16V Y5V 0402

C454
0.1UF 16V Y5V 0402

C455
0.1UF 16V Y5V 0402

C456
0.1UF 16V Y5V 0402

C447
0.1UF 16V Y5V 0402

C448
0.1UF 16V Y5V 0402

C450
0.1UF 16V Y5V 0402

C451
0.1UF 16V Y5V 0402

C457
0.1UF 16V Y5V 0402

+3.3V

POWER CONN ATX 24P


R2690
SHORT 0402 /NI
31

C446
0.1UF 16V Y5V 0402

C460
0.1UF 16V Y5V 0402

SIO_PWRGD

for cost down


C

SPK_DAT

Q33
2N3904 SOT23

SPK1
+5V
+3.3V_DUAL

7
5
3
1

3VSB_EUP
PANEL1

27

P_HDLED*

KA
21

SATA_ACT#

A
C551
0.1UF 16V Y5V 0402

BAT54A SOT23

20,38 MASTER_RST#

R276

1
2
3
4
5
6
7
8

9
10

HEADER 2X8 N_P11

Q35
2N3906 SOT23

R210

12
13
14
15
16

PWR_LED+
PWR_LED-

standart circuit

4.7K 0402

PWRBTN_

R273
51 0402

C445
0.1UF 16V Y5V 0402

31

PWR_LED+

R277 220 0402


LED_R

PWR_LED-

ACPI_LED

E
B
BASE_PNP_TR

Q34
2N3904 SOT23

BASE_NPN_TR

1
3
5
7

31

SIO Pin77

RN55

SPK_VCC
CRNT_LMT_HDDLED1
HDD_LED-

8
6
4
2

100 8P4R 0402


AQ6
K

RN54

2
4
6
8
10K 8P4R 0402

+1.5V_SUS

33 0402

DDR_VDD
for cost down
RN60
1
3
5
7

+5V
20

SPKR
+3.3V

2
4
6
8

P_HDLED*
SPK1
SATA_ACT#

4.7K 8P4R 0402

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
ATX
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

Date:

PWR / FRONT PANEL


Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet
1

35

of

43

CORE VOLTAGE
31

OV_CHIP0

R284

2.26K 1% 0402

31

OV_CHIP1

R285

1K 1% 0402

OV_CHIP

41

31
31

VDIMM2
VDIMM1

715 1% 0402

R287

1.47K 1% 0402

R288

2.87K 1% 0402

+5V_DUAL
Q81

OV_CHIP0

1
1
0
0

1
0
1
0

VDIMM0_ VDIMM1

+1.5VDIMM_FB 40

VDIMM0_

R286

OV_CHIP1

+1.14V
+1.18V
+1.23V
+1.27V

VDIMM2

+1.5VDIMM_FB

1.5V

Default 1.6V

1.7V

1.8V

1.9V

add mos
2010/04/27

31

VDIMM0

2010/04/14

VDIMM0

VDIMM1

VDIMM2

1.5V

Default 1.6V

1.7V

1.8V

1.9V

VDIMM0

VDIMM1

VDIMM2

1.3V

1.4V

1.5V

Default
1.6V

1.7V

1.8V

1.9V

1.2V

2N3904 SOT23
R441
10K 0402

31

OV_HT0

R438

31

OV_HT1

R439

442 1% 0402
226 1% 0402

OVLDT

41

1.2V_HT

OV_LDT0

OV_LDT1

Default
1.22V

1.27V

1.32V

1.37V

0V_CPU

OV0

Default
V_CPU

OV1

+0.05V

+0.1V

+0.15V

0V_CPUNB

OV0

Default
V_CPUNB

+0.05V

+0.1V

+0.15V

OV1

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
OVER VOLTAGE
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

Rev
6.1

A88PC-M3S

Date:

Tuesday, June 29, 2010

Sheet
1

36

of

43

JUSBV2
HEADER 1X3 +5V_DUAL
3

FS4
POLY FUSE 2.0A

R290
0 0805 /NI

THERM

FRONT PANEL USB

Q80
USBN1
R291
27K 0402

BOM VALUE
1000UF 10V 8X14X3.5 LR O

USBPWR_FNTPNL1_2

C452
470P 50V X7R 0402

USB_OCP04#

1
2

20
USBP1

R294
51K 0402

USBN0

USBPWR_FNTPNL1_2

USBP0

CM1293 SOT23-6

+ CT14
1000UF 6.3V 6.3X8 8X12

USB_OCP2#

B2 B1
CM1293
A2 + A1

1 2

+5V

F_USB1
C

20
20

USBN1
USBP1

1
3
5
7

USBN1
USBP1

2
4
6
8
10

USBN0
USBP0

USBN0
USBP0

20
20

HEADER 2X5 N9 R-USB

1
2

USBP8

USBPWR_FNTPNL1_2

B2 B1
CM1293
A1
A2 +

Q77
USBN8

USBN9

USBPWR_FNTPNL1_2

USBP9

CM1293 SOT23-6

F_USB2
20
20

USBN8
USBP8

USBN8
USBP8

1
3
5
7

2
4
6
8
10

USBN9
USBP9

USBN9
USBP9

20
20

HEADER 2X5 N9 R-USB

BIOSTAR'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction,


duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
penalties.
B
Date:
5

www.vinafix.vn

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

FRONT USB
Document Number

Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet
1

37

of

43

1
+3.3V_DUAL

+5V_DUAL

8
6
4
2

20,31 SLP_S5_
R386
1K 0402

7
5
3
1

RN56
10K 8P4R 0402 /NI

Q40

MASTER_RST#

ASIC8M_VDIMM_DUAL_EN 40

Q41
C

AQ4
K

B
2N3904 SOT23 /NI
E

KA
35 PWRGD_PS

2N3904 SOT23 /NI


E

SB_PWRGD

20

BAT54A SOT23
AQ5
K

2010/04/27

R381

KA

0 0402
20,31 SLP_S3_

standart circuit

for cost down

BAT54A SOT23

2010/04/27

V6.1 modify

2010/05/19 UPDATE
+1.5V_SUS

+12V

for cost down

+5V_DUAL

39

18 CLK_RST#

R304

SHORT 0402 /NI

MASTER_RST# 20,35

8
6
4
2

PWM_EN

7
5
3
1

RN57
10K 8P4R 0402
Q74

B
4.7K 0402
C532
1UF 16V 0805 Y5V

Q71

G
C
2N3904 SOT23
+1.5V_SUS
E
R387 10K 0402

E
2N3904 SOT23
R388
1K 0402

R389
10K 0402

C495
0.1UF 16V Y5V 0402

Q76
R384 10K 0402

C496

31 PWRGD1_50ms

V6.1 modify

C429
1UF 16V 0805 Y5V /NI

2N7002 SOT23
S

Q69

R380

E
2N3904 SOT23

R390
0 0402 /NI

0.1UF 16V Y5V 0402 /NI

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
PWR GD
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn

5 FinePrint pdfFactory Pro 4trial version http://www.fineprint.com


3
PDF created with

Date:

/ MISC POWER
Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet

38

of

43

CPU POWER PART: P+Reference

VIN
0.1UF 16V X7R 0402
PR1
2.7 0805
+3.3V

PR2
PR4

2.7 0805
CPU_PWM_VCCDRV
42
PC11 4.7UF 16V Y5V 0805
49
PC14 3300P 50V X7R 0402
RC_COMP
PR26
10K 1% 0402
CORE_COMP4
PC15 22P 50V NPO 0402
PC53 220P 50V X7R 0402 /NI
RC_FB
PR30
PR44

PR33
100 0402

PC54 100P 50V NPO 0402

7 CPU_CORE_FB

PR34
PR35

CPI_FB
0 0402 /NI
2K 0402
2K 0402
0 0402 /NI

CPU_LTB 8

PC65 10P 50V NPO 0402

7 CPU_CORE_FB_
PR38
100 0402

SCL /OS
SDA /OVP

UGATE2
PHASE2

VCC
SGND

LGATE2

VCCDRV
GND_PAD

CS1+

COMP
FB

PC64 100P 50V NPO 0402 /NI


RC_NB_FB
PR145
PR147

CS2CS3+
CS3CS4+

VSEN

CS4-

FBG

NB_BOOT

22.6K 1% 0402
CNB_COMP 9
PC60 33P 50V NPO 0402

PR153
100 0402

CS2+

LTB

PC56 2200P 50V X7R 0402


RC_NB_COMP
PR45

CPU_VDDNB

CS1-

CNB_FB
0 0402 /NI
2K 0402

10

NB_UGATE

NB_COMP

NB_PHASE

NB_FB

NB_LGATE

BOOT2

40

UGATE2

41

PHASE_2

44

LGATE2

NB_CS+

12

VDDNB_FB_L

NB_CS-

PR24

18

CS2- PC16 0.1UF 16V X7R 0402


2.2K 0402

20

CS3- PC68 0.1UF 16V X7R 0402


2.2K 0402

NB_FBG

0 0805 LG2

PQ31
P75N02LDG TO252

SNB_1
PQ23
P75N02LDG TO252

NB_UGATE

38

NB_PHASE

43

NB_LGATE

PR22
ISEN_SHORT /NI

PR28
75K 0402
CS2+
CS2PC69 0.01UF 25V X7R 0402

VIN

PR37
2.7 0805
PR40
PR142

PQ30
P0903BDG TO252

PC59
1UF 16V 0805 Y5V

D/ CHOKE /1.5uH/30A/DCR=1.85m/APL1310P-1R5M-C-BT..
PL4
INDUCTOR 1.5UH 30A 13X12
CPU_VDDNB

CNB_UGG
1 0805
10K 0402

PC38
220P 50V X7R 0402 /NI
0 0805 CNB_LG

23 NB_CS+

PQ29
P0903BDG TO252

NB_CS- PC58 0.1UF 16V X7R 0402


2.2K 0402

PQ35
P0903BDG TO252

PC57
4700P 50V X7R 0402

PR148
2.7 0805

NB SINGLE PHASE OCP POINT:35uA*2.2K/1.85ohm=41A

PR132
100 0402

PR27
ISEN_SHORT /NI

PC12
4700P 50V X7R 0402

PC55 0.1UF 16V X7R 0402

CS4- PC67 0.1UF 16V X7R 0402


2.2K 0402
NB_BOOT

CS10.01UF 25V X7R 0402

+V_CPU
PL3
INDUCTOR 1UH 30A

PR31
2.7 0805

+V_CPU

37

PC7
4.7UF 16V Y5V 0805

SINGLE PHASE OCP POINT:35uA*2.2K/1.4ohm=55A

36

PR131

CS1+
PC5

PQ22
P0903BDG TO252

PR11
ISEN_SHORT /NI

220 8P4R 0402


1
3
5
7

PR14
75K 0402

PC10
220P 50V X7R 0402 /NI

CS1- PC13 0.1UF 16V X7R 0402


2.2K 0402

24

PR13
2.7 0805

NB_VSEN

PC52 10P 50V NPO 0402

UG2
1 0805
10K 0402

PR18
PR19

16

PR36

S
PR16
2.7 0805

15 CS1+

22

SHORT 0402 /NI

39

PR32
21 CS4+

PR10
ISEN_SHORT /NI

0.1UF 16V X7R 0402

PR146

11

7 VDDNB_FB_H
7

PC4
4700P 50V X7R 0402

for cost down

27 PWMDRV4 PR46

PR29
19 CS3+

VIN
PC6

28 PWMDRV3

PR25
17 CS2+

V_CPU

PRN1
2
4
6
8

CS2_P

PC9

3
2

PWM4
BOOT2

LGATE1

LG1

SNB_2

PR43

CPU_PWM_VCC
4.7UF 16V Y5V 0805

OSC /EN /FLT


ILIM

PHASE_1

45

0 0805

CNB_SNB

ST_VCC

PWM_EN 14
13
30K 1% 0402
1000P 50V X7R 0402
0 0402 CPU_PWM_SCLK 26
0 0402 CPU_PWM_SDATA 25

PR17
PC8
PR41
PR42
2.7 0805

PWM3

100K 0402 /NI

46

PR12

PR21

LGATE1

UGATE1

ST_VCC

PHASE1

BOOT1

47

ILIM

SCLK
SDATA

+V_CPU

PR15

UGATE1

48

11,12,18,20
11,12,18,20

PQ24
P75N02LDG TO252

TOTAL OCP POINT:


2.5V*2.2K/1.4mohm*30K=130A

TP /NI

BOOT1

PWM_EN

L6717 VFQFPN48

PWRGOOD
PWROK
VID0 / V_FIX
VID1 /CORE_TYPE
VID2 /SVD
VID3 /SVC
VID4/ I2C_DIS
VID5 /ADDRESS

38

PWM_EN
PWM_EN

PR49

35
1
34
33
32
31
30
29

K8_VID0
K8_VID1
K8_VID2
K8_VID3
K8_VID4
K8_VID5

PQ33
P75N02LDG TO252

SHORT 0402 /NI

PWM_PWROK

7
7
7
7
7
7

ST L6717L

+3.3V

200K 0402 /NI

PR9

7 CPU_CORE_TYPE
41 CPU_PWRGD

2N3904 SOT23
0 0402 /NI

PC3
220P 50V X7R 0402 /NI

TP /NI

+V_CPU
PL2
INDUCTOR 1UH 30A

CS1_P

PR7
4.7K 0402
PU1

PWM_PWROK

7,19 SB_CPUPWRGD

D/CHOKE 1.0uH/30A/DCR1.4m/ELDA-1312-1R0M-P/ ....

TP /NI

PR149
ISEN_SHORT /NI

PR150
ISEN_SHORT /NI

CPU_VDDNB

PRN2
2
4
6
8

220 8P4R 0402


1
3
5
7

CNB_P

PR5
4.7K 0402

for cost down

PWM_PWROK

PQ34

PC2
4.7UF 16V Y5V 0805

TP /NI

PQ27
P0903BDG TO252

PR47
1K 0402

1 0805
UG1
10K 0402

CPU_PWRGD
TP /NI

+3.3V

PR98

PC1

+1.5V_SUS

PR151
82K 0402
NB_CS+
NB_CSPC66 0.01UF 25V X7R 0402

ST_VCC
VIN
PC45 0.1UF 16V X7R 0402

PCT37
270UF-S 16V 8X11 ELITE

PCT41
270UF-S 16V 8X11 ELITE

VCC_DRV3
PCT43
270UF-S 16V 8X11 ELITE

PC63
1000P 50V X7R 0402

DRV3_EN

4
3
6

VCC
EN
GND

PR39

+V_CPU

PC42
4.7UF 16V Y5V 0805

1.8K 1% 0402

VCC_DRV3 PR143
+

PCT42
820UF-S 2.5V 6.3X8 ELITE

PCT40
820UF-S 2.5V 6.3X8 ELITE

PCT39
820UF-S 2.5V 6.3X8 ELITE

PCT36
820UF-S 2.5V 6.3X8 ELITE

PCT33
820UF-S 2.5V 6.3X8 ELITE

PCT44
820UF-S 2.5V 6.3X8 ELITE

UGATE
PHASE
LGATE

BOOT3

UGATE3

PHASE_3

LGATE3

PR129
PR127

UG3
1 0805
10K 0402

PQ32
P0903BDG TO252

PC51
4.7UF 16V Y5V 0805

+V_CPU
PL5
INDUCTOR 1UH 30A

PC39
220P 50V X7R 0402 /NI

PQ26
P75N02LDG TO252

PQ25
P75N02LDG TO252

PR152
PC46
ISEN_SHORT /NI
4700P 50V X7R 0402

L6743D SOP8
PR126
200K 0402 /NI PWMDRV3 PR144

0 0805

LG3

200K 0402 /NI

PR125
75K 0402

PR130
2.7 0805

2010/04/14

PR128
ISEN_SHORT /NI

CS3_P

BOOT

SNB_3

PCT38
270UF-S 16V 8X11 ELITE

PWM

PC70
1000P 50V X7R 0402

PU7

PR48
1.5K 1% 0402

VIN

1.2UH 30A 11X10.5 CARVE

PR124
2.7 0805

PL7

PR122
2.7 0805
PWMDRV3

VIN

ST L6743

+12V_ATX12V

CS3+
CS3PC44 0.01UF 25V X7R 0402
CPU_VDDNB

ST_VCC

PD6

K
+

PCT34
820UF-S 2.5V 6.3X8 ELITE

+12V

PD9

K BOOT1

KA

PCT35
820UF-S 2.5V 6.3X8 ELITE

KA

BAT54A SOT23

A BOOT2

PD7

BAT54A SOT23
PC61
1UF 16V 0805 Y5V

K
PR141

SHORT 0805 /NI

+5V_DUAL

K BOOT3

KA
A

for cost down

PD10

KA

BAT54A SOT23

A NB_BOOT

+12V_ATX12V

BAT54A SOT23
ATXPWR2

1
2
5

1
2
H1

4
3
H2

4
3
6

POWER CONN ATX12V 2X2

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
VCORE POWER SUPPLY
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

Rev
6.1

A88PC-M3S

Date:
5

www.vinafix.vn

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

Tuesday, June 29, 2010

Sheet
1

39

of

43

MVIN_5V

VCC

REFIN

C1

C497
5P 50V NPO 0402 /NI

FB

R53

GND

C470

R3

10K 1% 0402 /NI

MBOOT

U12

15P 50V NPO 0402 /NI


+1.5V_SUS_EN

BOOT

UGATE

PHASE

LGATE

R308
1 0805

C469

C468
10UF 10V 0805 Y5V
0.1UF 16V Y5V 0402

R309
100K 0402
R312
0 0805

MLG

CT16
1000UF 6.3V 8X12 6.3X8

+1.5V_SUS

L8
2
1
1.2UH 30A 11X10.5 CARVE

C3

1P5V_SUS

R4

NI

R5

30K

R6

NI

R7

NI

C1

NI

BOM VALUE
1000UF 6.3V 8X12
C476
1UF 16V 0805 Y5V /NI

26.1K 1% 0402

TP /NI

NI
0 0402
NI

TP /NI

VIN

NC1

REFEN

GND1

5P 50V NPO 0402

MLGATE
R311
C2
NI
Q48
2.7 0805
+ CT19 + CT21 + CT22 + CT25
220P 50V X7R 0402 /NI
1000UF 6.3V 6.3X8 8X12 C474
P0903BDG TO252
1000UF 6.3V 6.3X8 8X12
C473
1000UF 6.3V 6.3X8 8X12
0.1UF 16V Y5V 0402 /NI
1000P 50V X7R 0402
1000UF 6.3V 6.3X8 8X12
R1

R313

R315
30K 1% 0402

R314
360 1% 0402

42.2K 1% 0402 /NI

NC

NC2

VCTNL

CT24

RN58
1000UF 6.3V 6.3X8 8X12
2.2K 8P4R 0402

4700P 50V X7R 0402

+1.5VDIMM_FB

BOM VALUE
1000UF 6.3V 8X12

R316
4.7K 0402

36
+1.5V_SUS_EN_

R2

R317
412 1% 0402

Q54
2N3904 SOT23

R320
SHORT 0402 /NI

2N3904 SOT23

for cost down


Q53

C477
0.1UF 16V Y5V 0402 /NI

+5V_STBY

R361
1K 1% 0402 /NI

R6 0 0402 /NI

0 0402 /NI

R318 2
R319
22K 0402 /NI

VOUT

MEM_VTT

FP6137E SOP8

R7
R27

10K
1 0402

ASIC8M_VDIMM_DUAL_EN

38

C475
0.1UF 16V Y5V 0402 /NI

+1.5V_SUS_EN_
1

MEM_VTT

U5

2010/05/28
R4

R5

Q46
P0903BDG TO252

2010/05/18
ADD CT25

MUGATE
MHG
MPHASE

FP6321A SOP8

C2

C511
4700P 50V X7R 0402 /NI

R26

SS12/5817 SMA

UP6101B
13.7K 1% 0402

8
6
4
2

C467
1UF 16V 0805 Y5V

CT16 BOM VALUE


270UF-S 16V 8X11 ELITE

D11

NI

7
5
3
1

L7
RH TYPE BEAD

10 0805

MEM&MEM_VTT POWER
D

R3

D1

R305
K A

BAT54C SOT23

FP6321A

10 0805

R362

KA

+1.5V_SUS

GND2

+5V_STBY

+5V_DUAL

+12V

+5V_DUAL

C 1

Q3

BOM VALUE
100UF 16V 5X11 2mm LR

+5V_DUAL
+3.3V_DUAL

+5V_STBY

+3.3V
3P3V_DUAL

Energy-Using Product(EUP)

+5V

EUPQ2
2N7002 SOT23

EUPR13
0 0805

+5V_STBY-P7V

D
1

EUPQ7
2N7002 SOT23 /NI

0 0402 /NI

2301_GATE#

SI2301BDS SOT23 /NI

R524

AZ1117H-ADJ SOT-223
D

R1

R2

330 1% 0402 /NI

EUPQ4

SI2301BDS SOT23 /NI

E
1

C
10K 0402 /NI

EUPR9

EUPR10
10K 0402 /NI EUPQ8
EUPC3
B

EUPR6

EUPC2
10UF 10V 0805 Y5V /NI

1
2

EUPQ6
2N3906 SOT23 /NI

5VSB_GATE_L

5VSB_CTRL

EUPR8
10K 0402 /NI

5VSB_CTRL_L

31

+5V_STBY

EUPC1
10UF 10V 0805 Y5V /NI

G
EUPQ5

R523
200 1% 0402 /NI
1117-adj-33

Q84
G
D

+5V_STBY

C392
10UF 10V 0805 Y5V /NI

Q84 BOM NI

I
O
A

A K
SS12/5817 SMA

5VSB_GATE#

+5V_STBY

IT8721BX Pin16

3VSB_EUP

EUPD1
EUPR5
200 0402 /NI

10K 0402

+5V_STBY

EUP

+ CT35
1000UF 6.3V 6.3X8 8X12

EUPQ3
2N3904 SOT23

PowerGood from SIO

EUPR7
10K 0402 /NI

100UF 16V 5X11 2MM LR 6.5X10

10K 0402 /NIB

EUPR4

R365
330 1% 0402

BOM VALUE
100UF 16V 5X11 2mm LR

CT35 BOM VALUE


1000UF 6.3V 8X12

+5V_STBY

E
31 PWRGD1_30ms

+ CT23
100UF 16V 5X11 2MM LR 6.5X10

R363
200 1% 0402
+ CT37

R2

EUPR3

R1

AZ1117H-ADJ SOT-223
5V_DUAL_CTL

TP /NI

31,35 ATX_PWRGD

I
O
A

S
S

EUPR2
10K 0402

V6.1 modify

Q67

5V_DUAL
EUPQ1
P0903BDG TO252

PowerGood from ATX PSU

K A
SS12/5817 SMA

EUPR1
10K 0402

D13

+5V_DUAL

+12V

+5V_STBY

TP /NI

5VSB_GATE_R

3VSB_EUP

KA

EUPR11
0 0402 /NI

EUPR12
4.7K 0402 /NI

EUPD2

+3.3V_DUAL

K
R505

0 0805

A
BAT54C SOT23 /NI

Reserved For no 8721 EUP control

2N3904 SOT23 /NI10UF 10V 0805 Y5V /NI

BIOSTAR'S PROPRIETARY INFORMATION

5VSB_CTRL LOW(S5): +5V_DUAL=0V


5VSB_CTRL HIGH/ATX_PWRGD LOW: +5V_DUAL FORM +5V_STBY
5VSB_CTRL HIGH/ATX_PWRGD HIGH: +5V_DUAL FORM VCC5

Any unauthorized use, reproduction,


duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
penalties.

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

MEM POWER
Document Number

Custom

Date:

Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet
1

40

of

43

+12V

+5V

FP6321A

NB CORE(+1.1V) POWER
R364

+ CT26
1000UF 6.3V 6.3X8 8X12

10 0805

R366
10 0805
K A

L9
RH TYPE BEAD

R5

R321

30K 1% 0402
VIN_5V
C478
NBOOT

Q56
P0903BDG TO252

C1

C527
5P 50V NPO 0402 /NI
R40
10K 1% 0402 /NI

R3

FB

BOOT
UGATE
PHASE
LGATE

1
2
8
4

FP6321A SOP8

C486
1UF 16V 0805 Y5V /NI

VCC

COMP

GND

C482
15P 50V NPO 0402 /NI

NHG
R324 NUGATE
NPHASE 1 0805
220P 50V X7R 0402 /NI
PC62
NLG

C2
C

2010/04/26

Q60

42.2K 1% 0402 /NI

2010/05/28

R6 0 0402 /NI
R50

2
1
1.2UH 30A 11X10.5 CARVE

R32
0 0402 /NI

13.7K 1% 0402

R4

NI

26.1K 1% 0402

R5

30K

R6

NI

R7

NI

C1

NI

5P 50V NPO 0402

C2

NI

4700P 50V X7R 0402

NI
D

0 0402
NI

+1.1V

R328
R1
Q57
2.7 0805
P0903BDG TO252
CT28
+
+
+
R329
R331
121 1% 0402
100K 0402
C485
CT29 CT34
C484
1000UF 6.3V 6.3X8 8X12 1000UF 6.3V 6.3X8 8X12
1000P 50V X7R 0402 1000UF 6.3V 6.3X8 8X12
0.1UF 16V Y5V 0402 /NI

BOM VALUE
1000UF 6.3V 8X12

R7

CT27
1000UF 6.3V 8X12 6.3X8

OV_CHIP

2N3904 SOT23
+1.1V_EN_

NI

R327 NLGATE
0 0805

R4

R330

C528
4700P 50V X7R 0402 /NI

+1.1V @ 8A AMPS MAX

0.1UF 16V Y5V 0402


C480
C479
L10
10UF 10V 0805 Y5V

1UF 16V 0805 Y5V


U13
+1.1V_EN

D12
SS12/5817 SMA

CT27 BOM VALUE


270UF-S 16V 8X11 ELITE

UP6101B

R3

2010/05/18
ADD CT34

for cost down


36

+1.1V_EN_
R335

R2
R332
226 1% 0402

Vout=0.8(1+R1/R2)----for FP6321A

NB CORE SB CORE ENBLE

+5V_DUAL

R333
10K 0402

+1.2V_EN_
SHORT 0402 /NI

R336

C488
Q61
1UF 16V 0805 Y5V /NI
2N7002 SOT23

for cost down

10K 0402

CPU_PWRGD 39

C489
10UF 10V 0805 Y5V /NI

G
S

BOM VALUE
1000UF 6.3V 8X12

+1.2V_HT&+1.2V POWER

C490
1UF 10V Y5V 0402 /NI

R337
SHORT 0402 /NI

+1.8V POWER

+5V

+1.5V_SUS

CT33 BOM VALUE


1000UF 6.3V 8X12

D
D
C487
0.1UF 16V Y5V 0402

V1

10

GND

+ CT31

R1

+1.8V

1000UF 6.3V 6.3X8 8X12 /NI


R485
R339

1.8K 1% 0402

+2.5V
+1.2V_HT

U9B

PWR

LM324 SO14
7

GND

R482
C408
4.75K 1% 0402 1UF 10V Y5V 0402

1
3
5
7

R340 20 1% 0402

for cost down

Q58

C492
0.1UF 16V Y5V 0402

R343
1K 0402 /NI

CT32
1000UF 6.3V 6.3X8 8X12

RN61
22 8P4R 0402

C493
1UF 10V Y5V 0402

2
4
6
8

2N3904 SOT23
R341

SHORT 0402 /NI +1.2V_EN_

2010/04/26
C

D
G

11

OVLDT

2010/04/26

BOM VALUE
1000UF 6.3V 8X12

1000UF 6.3V 6.3X8 8X12

1K 0402 /NI

36

CT31 BOM VALUE


1000UF 6.3V 8X12 /NI
Q64
P0903BDG TO252

+ CT33

LM324 SO14
8

11

C491
1UF 16V 0805 Y5V

R338
4.75K 1% 0402

PWR

+1.2V

U9C

R334
4.99K 1% 0402

+3.3V

+12V
+1.2V_HT

LM431 SOT23

Q59
P0903BDG TO252

+12V

+2.5V

U16

+2.5V
R

R440
100 1% 0402

Vout=V1 X (1+R1/R2)

Q78

C510
1UF 16V 0805 Y5V /NI

2N3904 SOT23
+1.1V_EN_

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
NB/SB
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn
3

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

CORE POWER
Rev
6.1

A88PC-M3S

Date:
2

Tuesday, June 29, 2010

Sheet
1

41

of

43

LL1
INDUCTOR 4.7UH 1.3A DIP
CTRL12A

LR8

LR6

Remove R1 & R2 in
RTL8102EL/8103EL
application.
R1
R2

+3.3V_DUAL

VDD33
EVDD12

0 0805

LFB1

LC5

LC3

LC7

LC12

BEAD 60 0805 1A
1

LC10
+ LCT1
100UF 16V 5X11 2MM LR 6.5X10
0.1UF 16V Y5V 0402

DVDD12

0 0805

LC11
LC16
LC19
10UF 10V 0805 Y5V
10UF 10V 0805 Y5V

LCT1 BOM VALUE


100UF 16V 5X11 2mm LR /NI

LC13

LC8

LC4
0.1UF 16V Y5V 0402

LC6
0.1UF 16V Y5V 0402

LC26
0.1UF 16V Y5V 0402

LC9

LC20
10UF 10V 0805 Y5V
0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402
0.1UF 16V Y5V 0402

0.1UF 16V Y5V 0402


0.1UF 16V Y5V 0402

2010/05/21 ADD LC24 FOR EMI

2010/04/15

+3.3V_DUAL
+3.3V_DUAL

LC24
RJ45USB1B
MDI0+

0.1UF 16V Y5V 0402

R7

LR31

150 0402

MDI1+

MDI1-

MDI2+

MDI2-

MDI3+

MDI3BEAD 60 0805 1A /NI

9
1
10

LED-LINK-A

LR14
2.49K 1% 0402

DVDD12

LR11
0 0402

MDI0-

2010/04/15

VDD33

LFB11

LR350

0 0402 /NI

TX+
TXRX+
N/C1
N/C2
RXN/C3
N/C4
V_DAC
GNDP

LR347
150 0402

GLEDGLED+
YLEDYLED+

GND1
GND2
GND3
GND4

11

LED-LINK-A

LR349
150 0402 /NI
LR348
150 0402 /NI

12
13

LED-100-A

LR29

150 0402

EESK-100

14

LED-1000-A

LR30

150 0402

EEDO-1000

G1
G2
G7
G8
IO_GND

LC504
0 0402

VDD33

LC503
0.01UF 25V X7R 0402
XTAL2
XTAL1
VDD33
DVDD12

CTRL12/VDD

RSET

CTRL12A

LANUSB_GBMA

DVDD12 LR10

VDD33

LFB2

2010/04/15

0 0805 /NI

BEAD 60 0805 1A

CTRL12/VDD

LC14

LC15

0.1UF 16V Y5V 0402

MDI2+
MDI2DVDD12
MDI3+
MDI3-

LC21

10UF 10V 0805 Y5V


10UF 10V 0805 Y5V

+ LCT3
100UF 16V 5X11 2MM LR 6.5X10

2
LCT3 BOM VALUE
100UF 16V 5X11 2mm LR /NI
15
15

GBE_TXP
GBE_TXN

18
18

GBE_CLKP
GBE_CLKN

15
15

GBE_RXP
GBE_RXN

VCTRL12A/SROUT12
GND
RSET
VCTR12DVDDSR
NC/VDDSR
NC/ENSWREG
CKTAL2
CKTAL1
NC/AVDD33
NC/LV_PLL
LED0
VDD33

AVDD33
MDIP0
MDIN0
NC/FB12
MDIP1
MDIN1
GND
NC/MDIP2
NC/MDIN2
DVDD12/AVDD12
NC/MDIP3
NC/MDIN3

DVDD12
LED1/EESK
LED2/EEDI
LED3/EEDO
EECS
GND
DVDD12
VDD33
ISOLATEB
PERSTB
LANWAKEB
CLKREQB

DVDD12
EESK-100
EEDI
EEDO-1000
EECS

XTAL1
LR25

DVDD12
VDD33
ISOLATEB
NB_LAN_RST#
LR28

RTL8111DL-GR LQFP48

+3.3V

LR26
1K 0402

LY1
25MHZ 20PF 30PPM

XTAL2

1K 0402 /NI
LAN_RST#
PCIE_WAKE

0 0402 /NI
TP /NI

LAN_RST_

LC22
33P 50V NPO 0402

31
20,25

LC23
33P 50V NPO 0402

LR27
15K 0402

BIOS pull high/low on Pin28


ISOLATE to leave/enter DSM.

GBE_TXP
GBE_TXN
GBE_CLKP TP /NI
GBE_CLKP
GBE_CLKN
GBE_CLKN
TP /NI
LC17 0.1UF 16V X7R 0402 GBE_HSOPP
LC18 0.1UF 16V X7R 0402 GBE_HSONN

+3.3V_DUAL

+3.3V_DUAL

2
MDI0- 3

LQ3

MDI1+

MDI2+ 1

MDI1-

MDI2- 3

5
4

CM1293 SOT23-6

B2 B1
CM1293
A2 + A1

MDI0+ 1

B2 B1
CM1293
A2 + A1

LQ2

LR17
3.6K 0402

36
35
34
33
32
31
30
29
28
27
26
25

DVDD12
GND
HSIP
HSIN
REFCLK_P
REFCLK_N
EVDD12
HSOP
HSON
EGND
NC/SMCLK
NC/SMDATA

For RTL8102EL, use this block.

1
2
3
4
5
6
7
8
9
10
11
12

DVDD12 13
14
15
16
17
18
EVDD12 19
20
21
22
23
24

VDD33
MDI0+
MDI0DVDD12
MDI1+
MDI1-

48
47
46
45
44
43
42
41
40
39
38
37

+3.3V_DUAL

LU1

MDI3+

5
4

MDI3-

CM1293 SOT23-6

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
REL8111DL/8102EL
applicable civil and/or criminal
Size
Document Number
penalties.
Custom

www.vinafix.vn

A FinePrint pdfFactory Pro


B trial version http://www.fineprint.com
C
PDF created with

Rev
6.1

A88PC-M3S

Date:

Tuesday, June 29, 2010

Sheet

42

of

43

(BAT1)

3V BATTERY SONY

JUSBV1(1_2)
JUMPER 2P R

JCMOS1(1_2)
JUMPER 2P B

(U6)
FLASH ROM

JUSBV2(1_2)
JUMPER 2P R

(Y2)
(CPU1)

SPI MX25L8005 DIP

X'TAL WIRE
PCB

PCB

AM2RM-B

A88PC-M3S VER:6.0

(U1)

(U4)

(PCB)

POLON 245x200

NBHS-A88G

SBHS-A78G

15-N35-160000R11 ... A88PC-M3S VER:6.0


86-A88PCM3S-R01P-60
96-A88PCM3S-R01P-60

OSP+(200.00*244.00*1.5)mm 4L

BIOSTAR'S PROPRIETARY INFORMATION


Any unauthorized use, reproduction,
duplication, or disclosure of this
Title
document will be subject to the
applicable civil and/or criminal
Size
penalties.
B
Date:

www.vinafix.vn

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

A
BOM
Document Number

Rev
6.1

A88PC-M3S

Tuesday, June 29, 2010

Sheet

43

of

43

You might also like