Professional Documents
Culture Documents
2. Ni dung mn hc
Bi 1: Gii thiu chung v Kin trc my tnh 1.1. Cu to c bn v hot ng ca my tnh 1.2. Lch s pht trin ca my tnh 1.3. Phn loi my tnh 1.4. Biu din thng tin trong my tnh Bi 2: Cc phn t logic c bn v mch logic t hp 2.1. Cc phn t logic c bn 2.2. Mch logic t hp 2.2.1. Mch cng 2.2.2. Mch tr 2.2.3. Mch so snh 2.2.4. Mch m ho v gii m 2.2.5. Mch dn knh v phn knh Bi 3: Cc thnh phn c bn ca mt my tnh 3.1. Mainboard 3.2. CPU 3.3. B nh trong
2/24/2011
COMPUTER ARCHITECTURE
3.4. Cc thit b lu tr 3.5. Cc thit b vo/ra 3.6. Tnh tng thch gia cc thnh phn Bi 4: Thc hnh: c cc thng s k thut trn cc thit b phn cng Bi 5: Thc hnh: Lp t phn cng my tnh Bi 6: B nh bn dn 6.1. Cc phn t nh c bn 6.2. Phn loi b nh bn dn 6.3. B nh ROM 6.4. B nh RAM Bi 7: B nh c bit 7.1. B nh CACHE 7.2. B nh o Bi 8: B nh t 8.1. Phng php lu tr t tnh 8.2. a t v a t Bi 9: B nh quang 9.1. Phng php lu tr quang 9.2. a quang v a quang Bi 10: Thc hnh Phn tch cu to bn trong ca b nh v cc a Bi 11: Cu to chung b Vi x l 11.1. Lch s pht trin ca b vi x l 11.2. Cu trc b vi x l 8086
2/24/2011
COMPUTER ARCHITECTURE
Bi 12: Tp thanh ghi ca b vi x l 8086 Bi 13: Tp lnh ca b vi x l 8086 Bi 14: Thc hnh: S dng DEBUG Bi 15: Cc kin trc b Vi x l khc 15.1. Kin trc b vi x l RISC 15.2. Kin trc b vi x l VLIW Bi 16: Thc hnh S dng PCSpim cho h vi x l RISC Bi 17: Kin trc c bn ca h thng vo ra 17.1. Cc dng tn hiu 17.2. Cc kin trc BUS vo ra 17.3. H thng cc cng vo ra 17.4. Cc phng php trao i tin Bi 18: Cc thit b vo c bn 18.1. Bn phm 18.2. Chut 18.3. Scanner Bi 19: Cc thit b ra c bn 19.1. Mn hnh 19.2. My in Bi 20: Thc hnh Phn tch cu to ca bn phm, chut. Thit k m hnh Bi 21: Thc hnh Phn tch cu to ca mn hnh, my in. Thit k m hnh
2/24/2011
COMPUTER ARCHITECTURE
3. Phng php hc tp
- Da vo khung chng trnh xy dng, ging vin hng dn sinh vin nghin cu cc ni dung lin quan trong tng bi hc. Mt s ni dung ging vin cn ging gii k lng cho sinh vin. Thng qua s hng dn ca ging vin, sinh vin cn suy ngh c lp v phn tch vn gp phi, sau tho lun trc lp. Trong thi gian tho lun, ging vin c th chia lp thnh cc nhm. Vic tho lun trc lp c thc hin vi cc thnh vin (do nhm chn ra) vi s nh hng ca ging vin - Sinh vin cn ch ng t cu hi v nhng vn m mnh cn cha hiu r hoc nhng vn khc ang quan tm c lin quan n bi hc. Nhng cu hi do sinh vin t ra c th c thnh vin khc trong lp gii p, song ch yu vn l s gii p hoc kt lun ca thy. - Ging vin a ra mt ti liu tham kho chnh sinh vin khng b phn tn. Sinh vin da ch yu ti liu ny. Song, c th vn ang nghin cu khng c trong ti liu ny, sinh vin cn phi tham kho mt s ti liu khc (ging vin hng dn). - Sinh vin cn phi c kin phn hi cho ging vin v ni dung, phng php dy-hc, cc ngun hc liu, cc thit b, dng c thc hnh,... T , ging vin c hng iu chnh cho cc bi hc sau.
4. Ngun hc liu
4.1. Sch gio khoa, gio trnh, my tnh, Projector, vt mu. 4.2. Ti liu tham kho *[1] Computer Architecture and Organization *[2] Nguyn Nam Trung. "Cu trc my vi tnh v cc thit b ngoi vi". NXB Khoa hc v k thut 1996. [3] Hennessy. "Fundamentals of Computer Design" (E-book) [4] Parhami. "Computer Architecture". UCSB - 2006 (Ebook) [5] http://ocw.mit.edu/OcwWeb/Electrical-Engineering-and-Computer-Science/6823Fall-2005/LectureNotes/index.htm [6] http://ebook.moet.gov.vn/?page=1.3&view=507 [7] Trn Quang Vinh. "Cu trc My vi tnh". NXB Gio dc - 1998
2/24/2011
COMPUTER ARCHITECTURE
1/ B x l (Processor):
+ Chc nng: iu khin hot ng ca my tnh X l d liu + Nguyn tc hot ng c bn:
2/24/2011 9
COMPUTER ARCHITECTURE
n v iu khin (Control Unit - CU): iu khin hot ng ca my tnh theo chng trnh nh sn. n v s hc v logic (Arithmetic and Logic Unit - ALU): thc hin cc php ton s hc v cc php ton logic trn cc d liu c th. Tp thanh ghi (Register File - RF): lu gi cc thng tin tm thi phc v cho hot ng ca CPU. n v ni ghp bus (Bus Interface Unit - BIU) kt ni v trao i thng tin gia bus bn trong
+ Tc ca b x l Tc ca b x l: S lnh c thc hin trong 1 giy MIPS (Millions of Instructions per Second) Tn s xung nhp ca b x l: B x l hot ng theo mt xung nhp (Clock) c tn s xc nh T c c a b x l c nh gi gin ti p thng qua t n s c a xung nh p
2/24/2011
10
COMPUTER ARCHITECTURE
T c r t nhanh Dung l ng khng l n
S d ng b nh bn d n: ROM v RAM
+ Cc lo i b nh trong: * B nh chnh (Main Memory): Cha cc d liu, chng trnh trong qu trnh my tnh lm vic. ROM (Read Only Memory) - B nh ch c: Cha chng trnh c lp trnh sn phc v cho vic iu khin vo ra c s (BIOS - Basic Input/Output System) RAM (Random Access Memory) - B nh truy cp ngu nhin: Cha cc chng trnh v d liu c np vo trong qu trnh thc hin
Ch a cc chng trnh v d li u ang c CPU s d ng. T ch c thnh cc ngn nh c nh a ch . Ngn nh th ng c t ch c theo byte.
Ni dung 01010000 10010001 00101101 00111000 01010100 11010101 01101100 00111010 11010000 00010001 00111111 01111010 11010100 11011101 01000100 10101010
a ch 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111
* B m nhanh (Cache Memory): Cha cc d liu, chng trnh trong qu trnh my tnh lm vic. B nh c tc nhanh c t m gia CPU v b nh chnh nhm tng tc CPU truy cp b nh Dung lng nh hn b nh chnh Tc nhanh hn Cache thng c chia thnh mt s mc Cache c th c tch hp trn chip vi x l.
2/24/2011
11
COMPUTER ARCHITECTURE
- B nh ngoi (Auxiliary Storage): Lu tr d liu, chng trnh ngay c khi my khng hot ng nh cc a t (a mm, a cng), a quang (CD, DVD), cc a Flash + Ch c nng v c i m
Lu gi ti nguyn ph n m m c a my tnh c k t n i v i h th ng d i d ng cc thi t b vo-ra Dung l ng l n T c ch m
+ Cc lo i b nh ngoi
3/ Thit b vo ra:
- Ch c nng: Trao i thng tin gi a my tnh v i th gi i bn ngoi. - Cc thao tc c b n:
+ Vo d li u (Input) + Ra d li u (Output)
- Cc thnh ph n chnh:
+ Cc thi t b ngo i vi (Peripheral Devices) + Cc m-un vo-ra (IO Modules) - C u trc c b n c a h th ng vo ra
2/24/2011
12
COMPUTER ARCHITECTURE
B t u m i chu trnh l nh, CPU nh n l nh t b nh chnh. B m chng trnh PC (Program Counter) c a CPU gi a ch c a l nh s c nh n. CPU nh n l nh t ngn nh c tr b i PC. L nh c n p vo thanh ghi l nh IR (Instruction Register). Sau khi l nh c nh n vo, n i dung PC t ng tng tr sang l nh k ti p.
+ Th c hi n l nh
2. Ngt (Interrupt)
2/24/2011
13
COMPUTER ARCHITECTURE
- Khi nim chung v ngt: Ngt l c ch cho php CPU tm dng chng trnh ang thc hin chuyn sang thc hin mt chng trnh khc, gi l chng trnh con phc v ngt. - Cc loi ngt: + Ngt do li khi thc hin chng trnh, v d: trn s, chia cho 0. + Ngt do li phn cng, v d li b nh RAM. + Ngt do m-un vo-ra pht tn hiu ngt n CPU yu cu trao i d liu. - Hot ng ngt + Sau khi hon thnh mi mt lnh, b x l kim tra tn hiu ngt + Nu khng c ngt => b x l nhn lnh tip theo ca chng trnh hin ti + Nu c tn hiu ngt: Tm dng chng trnh ang thc hin Ct ng cnh (cc thng tin lin quan n chng trnh b ngt) Thit lp PC tr n chng trnh con phc v ngt Chuyn sang thc hin chng trnh con phc v ngt Cui chng trnh con phc v ngt, khi phc ng cnh v tip tc chng trnh ang b tm dng - X l vi nhiu tn hiu yu cu ngt + X l ngt tun t Khi mt ngt ang c thc hin, cc ngt khc s b cm. B x l s b qua cc ngt tip theo trong khi ang x l mt ngt Cc ngt vn ang i v c kim tra sau khi ngt u tin c x l xong
2/24/2011
14
COMPUTER ARCHITECTURE
Cc ngt c thc hin tun t + X l ngt u tin Cc ngt c nh ngha mc u tin khc nhau Ngt c mc u tin thp hn c th b ngt bi ngt u tin cao hn => xy ra ngt lng nhau
3. Hot ng vo-ra
- Hot ng vo-ra: l hot ng trao i d liu gia thit b ngoi vi vi cc thnh phn bn trong my tnh. - Cc kiu hot ng vo-ra: + CPU trao i d liu vi m-un vo-ra + Module vo-ra trao i d liu trc tip vi b nh chnh (DMA).
1.2. Lch s pht trin ca my tnh 1.2.1. Th h th nht: My tnh dng n in t chn khng (1946-1955)
- ENIAC (Electronic Numerical Intergator And Computer)
+ My tnh in t u tin
+ D n ca B Quc phng M + Do John Mauchly v John Presper Eckert, i hc Pennsylvania thit k. + Bt u t nm 1943, hon thnh nm 1946
- My tnh von Neumann + l my tnh IAS: Princeton Institute for Advanced Studies c bt u t 1947, hon thnh1952 Do John von Neumann thit k c xy dng theo tng chng trnh c lu tr (storedprogram concept) ca von Neumann/Turing (1945) + c im chnh ca my tnh IAS Bao gm cc thnh phn: n v iu khin, n v s hc v logic (ALU), b nh chnh v cc thit b vo-ra. B nh chnh cha chng trnh v d liu
2/24/2011
15
COMPUTER ARCHITECTURE
B nh chnh c nh a ch theo tng ngn nh, khng ph thuc vo ni dung ca n. ALU thc hin cc php ton vi s nh phn n v iu khin nhn lnh t b nh, gii m v thc hin lnh mt cch tun t. n v iu khin iu khin hot ng ca cc thit b vo-ra Tr thnh m hnh c bn ca my tnh - Cc my tnh thng mi ra i + 1947 - Eckert-Mauchly Computer Corporation + UNIVAC I (Universal Automatic Computer) + 1950s - UNIVAC II
Nhanh hn B nh ln hn
My tnh lu tr chng trnh u tin ca IBM S dng cho tnh ton khoa hc Cc ng dng thng mi
2/24/2011
16
COMPUTER ARCHITECTURE
2/24/2011
17
COMPUTER ARCHITECTURE
my tnh dng k thut v hng v c thit k tnh ton khoa hc, m phng cc hin tng. Cc siu my tnh c thit k vi k thut x l song song vi rt nhiu b x l (hng ngn n hng trm ngn b x l trong mt siu my tnh).
2. Cc my tnh ln (Mainframe)
L loi my tnh a dng. N c th dng cho cc ng dng qun l cng nh cc tnh ton khoa hc. Dng k thut x l song song v c h thng vo ra mnh. Gi my tnh ln c th t vi trm ngn USD n hng triu USD.
mt
4. My vi tnh (Microcomputer)
L loi my tnh dng b vi x l, gi mt my vi tnh c th t vi trm USD n vi ngn USD.
1.4. Biu din thng tin trong my tnh 1.4.1. H m thng dng 1. H thp phn (Decimal System): Con ngi s dng
+ C s 10 + 10 ch s: 0,1,2,3,4,5,6,7,8,9 + Dng n ch s thp phn c th biu din c 10n gi tr khc nhau: 00...000 = 0 99...999 = 10n - 1
2/24/2011 18
COMPUTER ARCHITECTURE
2/24/2011
19
COMPUTER ARCHITECTURE
D liu k t: m ha theo b m k t
Tn hiu vt l
B chuyn i ADC
My tnh
Tn hiu vt l B ti to Tn hiu B chuyn
Tn hiu s
tn hiu
in lin tc
i DAC
- di t d liu + di t d liu l s bit c s dng m ha loi d liu tng ng + Thng l bi ca 8-bit. V d: 8, 16, 32, 64 bit
2/24/2011
20
COMPUTER ARCHITECTURE
C hai loi s nguyn: + S nguyn khng du (Unsigned Integer) + S nguyn c du (Signed Integer) a/ Biu din s nguyn khng du - Nguyn tc tng qut: Dng n bit biu din s nguyn khng du A: an-1an-2....a1a0 - Gi tr ca A c tnh nh sau: A= ai 2 i
i =0 n 1
V d, vi n = 8 bit 0000 0000 = 0 0000 0001 = 1 0000 0010 = 2 0000 0011 = 3 ... 1111 1111 = 255 Biu din c cc gi tr t 0 n 255 - Trc s hc my tnh:
COMPUTER ARCHITECTURE
S b hai ca A c tnh nh sau: 1101 1010 + 1 = 1101 1011 - Biu din s dng + Dng tng qut ca s dng A: 0an-2....a2a1a0 + Gi tr ca s dng A: A= ai 2 i
i =0 n2
+ Di biu din cho s dng: 0 n 2n-1-1 - Biu din s m + Dng tng qut ca s m A: 1an-2....a2a1a0 + Gi tr ca s dng A: A= 2 n 1 + ai 2 i
i =0 n2
==>
S 8 bit (n=8) biu din t S 16 bit (n=16) biu din t Vi n=32bit: biu din t Vi n=64bit: biu din t
2/24/2011
22
COMPUTER ARCHITECTURE
3 => 4 => 0011 0100 8 => 9 =>
- C 6 t h p khng s d ng:
1010, 1011, 1100, 1101, 1110, 1111
- BCD khng gi (Unpacked BCD):Mi s BCD 4-bit c lu tr trong 4-bit thp ca mi byte. V d: S 35 c lu tr nh sau: - BCD gi (Packed BCD): Hai s BCD c lu tr trong 1 byte. V d: S 35 c lu tr nh sau:
- Php tr
+ Php tr hai s nguyn: X-Y = X+(-Y) + Nguyn t c: L y b hai c a Y c Y, r i c ng v i X + B tr s nguyn n bit
2/24/2011
23
COMPUTER ARCHITECTURE
- Php nhn + Cc tch ring phn c xc nh nh sau: Nu bit ca s nhn bng 0 => tch ring phn bng 0. Nu bit ca s nhn bng 1 => tch ring phn bng s b nhn. Tch ring phn tip theo c dch tri mt bit so vi tch ring phn trc . + Tch bng tng cc tch ring phn + Nhn hai s nguyn n-bit, tch c di 2n bit (khng bao gi trn). + B nhn
- Php chia Bc 1. Chuyn i s b chia v s chia v thnh s dng tng ng. Bc 2. S dng thut gii chia nguyn khng du chia hai dng, kt qu nhn c thng Q v phn d R u dng s s l l
2/24/2011
24
COMPUTER ARCHITECTURE
Bc 3. Hiu chnh du ca kt qu nh sau: (Lu : php o du thc cht l thc hin php ly b hai)
+ B chia:
2/24/2011
25
gi tr 127 gi l l lch (bias) m (23 bit) l phn l ca phn nh tr M: M = 1.m Cng thc xc nh gi tr ca s thc: X = (-1)S *1.m * 2e-127 Gii gi tr biu din: 10-38 n 10+38 Dng 64-bit
63 62 52 51 0
e S l bit du
e (11 bit): m excess-1023 ca phn m E => E=e1023 m (52 bit): phn l ca phn nh tr M Gi tr s thc: X = (-1)S *1.m * 2e-1023 Di gi tr biu din: 10-308 n 10+308
Dng 80-bit
79 78 64 63 0
e (15 bit): m excess-16383 ca phn m m (64 bit): phn l ca phn nh tr M Gi tr s thc: X = (-1)S *1.m * 2e-16383 Di gi tr biu din: 10-4932 n 10+4932
4. Biu din k t
- B m ASCII (American Standard Code for Information Interchange) Do ANSI (American National Standard Institute) thit k M ASCII biu din bng 8 bit
00 01 02
SUB ESC FS GS RS
2/24/2011
26
COMPUTER ARCHITECTURE
20 30 40 50 60 70 0 @ P ` p ! 1 A Q a q " 2 B R B R # 3 C S c s $ 4 D T d t % 5 E U e u & 6 F V f v ' 7 G W g w ( 8 H X h x ) 9 I Y i y
T 80h-FFh: M ASCII m rng - B m Unicode + Do cc hng my tnh hng u thit k + B m a ngn ng + C h tr cc k t ting Vit + B m k hiu UTF-xx 8bit: UTF-8 (tng t m ASCII) Kh nng m ho 28 = 256 k t 16bit: UTF-16 Kh nng m ho 216 = 65536 k t 32bit: UTF-32 Kh nng m ho 232 ~ 4 t k t !!!
2/24/2011
27
COMPUTER ARCHITECTURE
Bng tht: A
0 0 1 1
B
0 1 0 1
Out
0 0 0 1
2/24/2011
28
COMPUTER ARCHITECTURE
Bng tht: A
0 0 1 1
B
0 1 0 1
Out
0 1 1 1
Bng tht: A
0 1
Out
1 0
Bng tht:
2/24/2011 29
COMPUTER ARCHITECTURE
A
0 0 1 1
B
0 1 0 1
Out
1 0 0 0
Biu thc: out = A . B 2/ NOR Chc nng: Thc hin php O ca php ton logic HOC u ra ch bng 1 khi tt c cc u vo bng 0 Cng HOC O 2 u vo: K hiu:
Bng tht: A
0 0 1 1
B
0 1 0 1
Out
1 1 1 0
Biu thc: out = A + B 3/ XOR Chc nng: Exclusive-OR Thc hin biu thc logic HOC C LOI TR (php ton XOR - hay cn l php cng module 2) u ra ch bng 0 khi tt c cc u vo ging nhau Cng XOR 2 u vo: K hiu:
2/24/2011
30
COMPUTER ARCHITECTURE
Bng tht: A
0 0 1 1
B
0 1 0 1
Out
0 1 1 0
Biu thc: out = A B = A.B + A.B 4/ XNOR Chc nng: Exclusive-NOR Thc hin php O ca php ton XOR u ra ch bng 1 khi tt c cc u vo ging nhau Cng XNOR 2 u vo: K hiu:
Bng tht: A
0 0 1 1
B
0 1 0 1
Out
1 0 0 1
2/24/2011
31
COMPUTER ARCHITECTURE
thc mch. Nhc im: hng mt linh kin th hng c mch. C 2 loi mch tch hp: Mch tch hp tng t: lm vic vi cc tn hiu tng t Mch tch hp s: lm vic vi cc tn hiu s SSI - Small Scale Integration: cc vi mch c mt tch hp c nh: < 10 cng/chip MSI - Medium Scale Integration: cc vi mch c mt tch hp c trung bnh: 10 100 cng/chip LSI - Large Scale Integration: cc vi mch c mt tch hp c ln: 100 1000 cng/chip VLSI - Very Large Scale Integration: cc vi mch c mt tch hp c rt ln: 103106 cng/chip ULSI - Ultra Large Scale Integration: cc vi mch c mt tch hp c cc k ln: > 106 cng/chip Mt s dng IC:
H t hp l h m tn hiu ra ch ph thuc vo tn hiu vo ti thi im hin ti H t hp cn c gi l h khng c nh H t hp ch cn thc hin bng nhng phn t logic c bn
2/24/2011
32
COMPUTER ARCHITECTURE
S khi:
ai Half-Adder bi ri+1 si
Bng tht:
a 0 0 1 1 b 0 1 0 1 Si 0 1 1 0 Ci+1 0 0 0 1
si = ai bi Ci +1 = ai .bi
S mch:
B cng y (Full-Adder) Chc nng: thc hin php cng gia 2 bit bt k ca php cng 2 s nh phn. S khi: ri: bit nh u vo ri+1: bit nh u ra
ai bi ri Full-Adder
si ri+1
Bng tht:
2/24/2011
33
COMPUTER ARCHITECTURE
S mch:
2.2.2. Mch tr
Chc nng: thc hin php tr gia 2 s nh phn. Bn hiu (Half-Subtractor): Dng thc hin php tr gia 2 bit thp nht trong php tr gia 2 s nh phn S khi: Di: hiu Bi+1: bit mn Bng tht:
ai Half-Subtractor bi Bi+1 Di
Di = ai bi Bi +1 = ai .bi
2/24/2011 34
COMPUTER ARCHITECTURE
B tr y o Chc nng: dng thc hin php tr gia 2 bit bt k trong php tr 2 s nh phn. o S khi: Bng tht:
ai bi Bi Full-Subtractor Bi+1 Di
Di = ai bi Bi Bi +1 = ai .bi + Bi .(ai bi )
S mch:
COMPUTER ARCHITECTURE
u ra S
Suy ra:
2/24/2011
36
COMPUTER ARCHITECTURE
Th d:
Chc nng: thc hin vic m ha cc tn hiu tng ng vi cc i tng thnh cc t m nh phn.
i t ng tn hi u T tn hi u m
B m ha
Th d:
A S0 B C D
B m ha
S1
2/ B gii m: Chc nng: B gii m thc hin chc nng ngc vi b m ha. Cung cp thng tin u ra khi u vo xut hin t hp cc bin nh phn ng vi 1 hay nhiu t m c chn. T t m xc nh c tn hiu tng ng vi i tng m ha.
Gii m cho 1 t m:
Nguyn l: ng vi mt t hp cn gii m u vo th u ra bng 1, cc t hp u vo cn li, u ra bng 0. VD: S = 1 nu (AB) = (10), S = 0 nu (AB) (10)
2/24/2011
37
COMPUTER ARCHITECTURE
A S B
BGM
B G M
S1 S2 S3
E3 E2 E1 E0
C1 C
Tn hiu chn:
Tn hiu ra:
S = C0 E0 + C0 E1
S = C1 C0 E0 + C1C0 E1 + C1 C0 E2 + C1C0 E3
S mch:
2/24/2011 38
COMPUTER ARCHITECTURE
S khi:
S0
E S0 S1 S2
E S1 C0
C0
C1
S3
Tn hiu chn:
2/24/2011
39
COMPUTER ARCHITECTURE
3.1. Mainboard
C rt nhiu chng loi bo mch chnh. Thng thng cc bo mch c thit k theo hnh dng AT v ATX. Ngy nay, chng loi ATX chim u th trn th trng.
2/24/2011
40
COMPUTER ARCHITECTURE
Thng thng cc loi bo mch AT s dng u ni ngun 6 dy kp, cc u ni COM1, COM2 v LPT l cc Cable ni c cm vo bo mch ch (tr u cm bn phm).
2/24/2011
41
COMPUTER ARCHITECTURE
f. ROM BIOS: L ni lu tr chng trnh ca h vo ra c s. L loi b nh theo kiu EEPROM, lu tr cc la chn chng trnh trong ROM. Cc chng trnh ny c th c np li. g. CMOS RAM: B nh lu tr cc thng s do ngi s dng quy nh. Thng tin trong n c duy tr b mt cc PIN. h. Jack cm ngun: Jack cm ni vi ngun in t ngun my tnh (cung cp in cho bo mch ch) quy nh cc chn cm tu thuc vo loi bo mch AT hay ATX. i. H thng Jump: t tc v in p lm vic cho b vi x l, RAM, j. H thng cng tc, n tn hiu: Cm cng tc Power, Reset, Power Led, HDD Led,
3.2. CPU
L b phn quan trng nht ca h thng my tnh. C nhim v phn tch, iu khin, x l, tnh ton, lu tr, truy xut cc thng tin. N c coi l b no (tri tim) ca my tnh. C rt nhiu loi CPU vi cc tn gi khc nhau (tu thuc vo nh sn xut) - Hng Intel: Celeron, Pentium, Xeon - Hng AMD: AMD K5/K6, - Hng Cyrix Cc thng s ca b vi x l gm: - Loi v tc ca b vi x l: Pentium IV 3.06 GHz - B nh m ca b vi x l (Cache L2): 256/ 512 KB hay 1/ 2/ 4/ 6MB - Bus ca b x l l bao nhiu?: 400/ 533/ 800 MHz - C h tr cng ngh siu phn lung (HT) khng? - in p lm vic ca b vi x l
3.3. B nh trong
L ni lu tr tm thi cc chng trnh v d liu ang s dng. Do , h thng cn mt b nh c dung lng ln v tc cao. C th phn loi RAM theo nhiu cch: + V cu to t bo nh: C 2 loi SRAM (RAM tnh) v DRAM (RAM ng) + V cc dng bng mch b nh: - SIMM (Single Inline Memory Module): Loi 1 hng chn 2/24/2011
COMPUTER ARCHITECTURE
Cc thng s ca b nh: - H thng s dng loi b nh no?: SDRAM hay DDR RAM hay DDR SDRAM - Dung lng b nh l bao nhiu?: 128/ 256/ 512 MB hay 1GB - S dng loi Bus no?: 100/ 133/ 200/ 266/ 333/ 400/ 533/ 667/ 800/...MHz
COMPUTER ARCHITECTURE
2/24/2011
44
COMPUTER ARCHITECTURE
Chc nng tng t nh I/O Card nhng cho php kt ni nhiu thnh phn hn, tc nhanh hn. Cc thnh phn trn SCSI Card c th k n: - Cc Chip iu khin - Cc chn cm a (nu c) - Chn cm mt s thit b ngoi vi ngoi - Jack cm ra cc thit b c giao tip SCSI
2/24/2011
45
COMPUTER ARCHITECTURE
Bi 5: Thc hnh Lp t phn cng my tnh 5.1. CHUN B LP T PHN CNG MY TNH 5.1.1 Dng c
- T vt 2 cnh, 4 cnh cc loi - ng h vn nng - Thm cch in, bt th in - Pank, km m nhn
2/24/2011
46
COMPUTER ARCHITECTURE
Bc 2: Xc nh v tr v chiu lp Main trn gi . Bc 3: Lp cc cch in cho Main trn gi Bc 4: Lp CPU vo Main (Lp CPU vo Socket) o Xc nh chiu lp CPU trn khe cm (Cn c vo gc vt trn Socket v gc vt trn CPU). o M cn gt gi CPU trn Socket mt gc 900. o a CPU vo Socket theo hng thng ng, ng chiu xc nh, sao cho cc chn ca CPU ngp hon ton trong khe cm. o Nhn v gi phn trung tm ca CPU, sau ng cn gt li. o Lp h thng lm mt cho CPU (Ch cp in cho CPU Fan)
b/ Lp RAM vo Main
Tu thuc vo tng loi RAM ta c cc cch lp khc nhau. Di y ch gii thiu cch lp RAM DIMM. Bc 1: Xc nh chiu lp RAM trn khe cm Bc 2: M kho 2 u khe cm RAM Bc 3: a RAM vo khe cm theo hng thng ng Bc 4: n u hai u RAM vi lc va phi, sao cho cc chn ca RAM ngp hon ton trong khe cm (Khi kho 2 u RAM t ng ng li). Lm tng t i vi cc thanh RAM cn li (trong trng hp c nhiu thanh RAM).
c/ Lp Main vo Case
Bc 1: a Main ( c RAM, CPU) ln gi theo ng v tr v chiu xc nh. Bc 2: Dng vt c nh Main trn gi (vt vi lc va phi). Bc 3: a gi ln Case ng v tr Bc 4: Dng vt c nh gi trn Case Bc 5: Cm Cable ngun cho Main Bc 6: Cm h thng cng tc, n bo ch th.
2/24/2011
47
COMPUTER ARCHITECTURE
Do mi Cable d liu cng c th kt ni 2 cng hoc 2 CD ROM hoc 1 cng + 1 CD ROM. Khi kt ni > 1 a trn 1 Cable, ta phi thit lp ch lm vic cho a. Bc 1: Thit lp ch lm vic cho a (da vo bng Jump trn b mt a). Cc ch lm vic ca a c th l: Ch ch (Master) Ch khch (Slave) Theo la chn ca Cable (Cable Select)
Khi kt ni > 1 a trn cng 1 Cable, nht thit 1 phi lm vic ch Master, cn li ch Slave hoc c 2 cng ch Cable Select. Bc 2: a a vo khay theo chiu t sau ra trc, sao cho phn giao din ca a hng ra sau v phn v mch ca a hng xung di. Bc 3: Dng vt c nh a trn Case (vt u 2 bn a) Bc 4: Cm Cable d liu cho a Mt u Cable cm xung Main (da vo chn s 1 l dy khc mu trn Cable) Hai u cn li cm vo a, sao cho dy khc mu trn Cable d liu hng v pha Cable in Bc 5: Cm Cable in cho a, sao cho dy mu trn Cable in hng v pha Cable d liu.
b/ Lp t mm
Bc 1: Xc nh v tr lp mm trn Case Bc 2: G b tm chn mt trc ca Case ti v tr lp t tng ng. Bc 3: a mm vo Case theo chiu t trc ra sau, sao cho phn giao din ca a hng ra sau v phn v mch ca a hng xung di. Bc 4: Cm Cable d liu cho mm - Mt u Cable mm (xa on xon) cm xung Main (da vo dy khc mu) - u cn li (pha bn kia on xon) cm vo mm, sao cho dy khc mu trn Cable hng v pha Cable in. Bc 5: Cm Cable in cho a, sao cho dy mu trn Cable in hng vo trong.
c/ Lp t CD-ROM
2/24/2011 48
COMPUTER ARCHITECTURE
Khi tin hnh lp t CD ROM, ta phi thit lp ch lm vic cho a ging nh vi cng. Thao tc lp ging nh mm. Cm Cable in v Cable d liu nh cng.
b/ Lp cc thit b ngoi vi
- Lp mn hnh - Lp chut v bn phm (theo mu) - Lp Cable ngun cho b ngun v mn hnh
2/24/2011
49
COMPUTER ARCHITECTURE
Bc 1: Bt cng tc ngun Bc 2: Nhn DEL hoc Delete vo thit lp thng s h thng (Nhn bit ti dng th 2 t di ln). Bc 3: Tu thuc vo tng loi ROM BIOS m cc mc chn c th khc, nhng nhn chung bao gm cc thng tin chnh sau: 1. Setup cc thnh phn cn bn (Standard CMOS Setup): y l cc thnh phn c bn m Bios trn tt c cc loi my PC phi bit qun l v iu khin chng. 2. Setup cc thnh phn nng cao (Advanced Setup): * Internal cache: Cho hiu lc (enable) hay v hiu ho (disable) Cache (L1) ni trong CPU 486 tr ln. * External cache: Cho hiu lc (enable) hay v hiu ho (disable) cache trn mainboard, cn gi l Cache mc 2 (L2). * Quick Power On Self Test: Nu enable Bios s rt ngn v b qua vi mc khng quan trng trong qu trnh khi ng, gim thi gian khi ng ti a. * Boot Sequence: Chn a cho Bios tm h iu hnh khi khi ng. C th l C ri n A hay A ri n C hay ch c C. Bn nn chn C,A hay ch c C, phng trng hp v tnh khi ng bng a mm c Virus. Hin nay trn cc Mainboard Pentium. Bios cho php bn ch nh khi ng t 1 trong 2 mm hay trong 4 cng IDE hay bng cng SCSI thm ch bng CD Rom cng c. * Memory Parity Check: Kim tra chn l b nh. Chn theo mainboard v c loi cho php mc ny enable, c loi bt bn phi disable mi chu chy. u tin bn chn enable, nu my treo bn chn li l disable. Mc ny khng nh hng n h thng, ch c tc dng kim tra Ram. * Security Option: Mc ny dng gii hn vic s dng h thng v Bios Setup. Setup: Gii hn vic thay i Bios Setup, mi khi mun vo Bios Setup bn phi nh ng mt khu quy nh trc.
2/24/2011
50
COMPUTER ARCHITECTURE
System hay Always: Gii hn vic s dng my. Mi khi m my, Bios lun lun hi mt khu, nu khng bit mt khu Bios s khng cho php s dng my. 3. Setup cc thnh phn c lin quan n vn hnh h thng (Chipset Setup): * Auto Configuration: Nu enable, Bios s t ng xc lp cc thnh phn v DRAM, Cache...mi khi khi ng ty theo CPU Type (kiu CPU) v System Clock (tc h thng). Nu Disable l cho bn t ch nh. * Power Management Setup: i vi CPU 486: Phn ny l cc ch nh cho chng trnh tit kim nng lng sn cha trong cc Bios i mi. Chng trnh ny dng c cho c 2 loi CPU: Loi thng v loi CPU kiu S. CPU kiu S hay CPU c 2 k t cui SL l mt loi CPU c ch to c bit, c thm b phn qun l nng lng trong CPU. Do trong phn ny c 2 loi ch nh dnh cho 2 loi CPU. i vi Pentium: Dng chung cho mi loi Pentium hay cc chp ca cc hng khc cng i vi Pentium. * Power Management/Power Saving Mode: Disable: Khng s dng chng trnh ny. Enable/User Define: Cho chng trnh ny c hiu lc. Min Saving: Dng cc gi tr thi gian di nht cho cc la chn (tit kim nng lng t nht). Max Saving: Dng cc gi tr thi gian ngn nht cho cc la chn (tit kim nhiu nht). 4. Phn dnh ring cho Mainboard theo chun giao tip PCI c I/O v IDE On Board (peripheral Setup): * PCI On Board IDE: Cho hiu lc (enabled) hay v hiu (disabled) 2 u ni a cng IDE trn mainboard. Khi s dng Card PCI IDE ri, ta cn chn disabled. * PCI On Board Secondary IDE: Cho hiu lc (enabled) hay v hiu (disabled) u ni a cng IDE th 2 trn mainboard. Mc ny b sung cho mc trn v ch c tc dng vi u ni th 2. * PCI On Board Speed Mode:
2/24/2011
51
COMPUTER ARCHITECTURE
Ch nh kiu vn chuyn d liu (PIO speed mode). C th l Disabled, mode 1, mode 2, mode 3, mode 4, Auto. Trong mode 4 l nhanh nht. * PCI Card Present on: Khai bo c s dng Card PCI IDE ri hay khng v nu c th c cm vo Slot no. Cc mc chn l: Disabled, Auto, Slot 1, Slot 2, Slot 3, Slot 4. * PCI IRQ, PCI Primary IDE IRQ, PCI Secondary IDE IRQ: Ch nh cch xc lp ngt cho Card PCI IDE ri. Ch : Trong mc ny c phn xc lp th t gn ngt cho cc Card b sung. Th d: 1 = 9, 2 = 10, 3 = 11, 4 = 12 c ngha l Card u tin cm vo bt k Slot no s c gn ngt 9, nu c 2 Card th Card cm vo Slot c s th t nh s c gn ngt 9, Slot c s th t ln s c gn ngt 10.v..v... * IDE 32Bit Transfers Mode: Xc lp ny nhm tng cng tc cho a cng trn 528Mb, nhng cng c a khng khi ng c khi enabled mc ny d fdisk v format vn bnh thng. * Host to PCI Post Write W/S, Host to PCI Burst Write, Host to DRAM Burst Write: Cc mc ny xc lp cho PCU Bus, khng nh hng nhiu n tc CPU, c th nguyn xc lp mc nhin. * PCI Bus Park, Post Write Buffer: Khi enabled cc mc ny c th tng cng thm tc h thng. * FDC Control: Cho hiu lc hay khng u ni cp v xc lp a ch cho a mm. * Primary Seral Port: Cho hiu lc hay khng cng COM 1 v xc lp a ch cho cng ny. * Secondary Serial Port: Cho hiu lc hay khng cng COM 2 v xc lp a ch cho cng ny. Ch : Nu bn s dng Card b sung c xc lp i ch l COM 1 hay COM 2, bn phi disabled cng tng ng trong hai mc trn. * Parallel Port: Cho hiu lc hay khng cng LPT 1 v xc lp a ch cho cng ny.
2/24/2011
52
COMPUTER ARCHITECTURE
Bi 6: B nh bn dn
Cc phn t nh c bn Phn loi b nh bn dn B nh ROM B nh RAM Cu trc chung ca b nh bn dn
2/24/2011
53
COMPUTER ARCHITECTURE
Q S
2/24/2011
54
COMPUTER ARCHITECTURE
Trig RS c mt t hp bin cm dng l R = S = 1, trng thi ca trig ny s khng c xc nh nu gp phi t hp ny. Ngi ta khc phc tnh trng ny bng cch dng 2 mch phn hi t Q v R v Q v S R Q Q S ta s to c trig JK. Trig JK ging nh 0 0 0 0 trig RS, J tng ng vi S, K tng ng vi 0 0 1 1 0 1 0 0 R. Trig JK khc RS l khng c trng thi 0 1 1 0 cm khi J = K = 1 li ra i trng thi ngc 0 0 1 1 li vi trng thi c trc (TOGGLE). 1 1 1 0 S khi v bng chn l c cho nh sau: 1 1 1 0 1 1 1 0
S JK FF ng b dng NAND Pr J C K Cl Q Q
2/24/2011
55
COMPUTER ARCHITECTURE
D 0 0 1 1
Q 0 1 0 1
Q 0 0 1 1
Q C E
T 0 0 1 1
Q 0 1 0 1
Q 0 1 1 0
T Q Q
T Q
b) B ng chn l
2/24/2011
56
COMPUTER ARCHITECTURE
4. Cc b nh t tnh thng dng b nh ngoi Tuy vy trong thc t hin nay ngi ta ch s dng hai loi b nh c bn l b nh Bn dn v B nh t tnh. S phn cp b nh nh sau: Thanh ghi Cache ROM/RAM Storage
Xt t tri qua phi ta nhn thy : - Tc truy nhp gim dn - Gi thnh gim dn - Dung lng tng dn. Cc c trng KT ca b nh: 1. Dung lng n v o l byte (1 byte= 8 bit), kilobyte (1KB= 210 byte= 1024 byte), megabyte (1MB= 210KB=220 byte), gegabyte (1GB= 230byte)... 2. Tc hat ng (tc truy nhp), o bng micro giy (1s=10-6s) hoc nano giy (1ns=10-9s). 3. tin cy khng c chun o lng quc t, ngi ta thng s dng mt i lng l MTBF (Mean Time Between Failures), l i lng c th nguyn thi gian ch tin cy. 4. Gi thnh, kch thc 5. Kh nng c/ghi - B nh c nh - B nh bn c nh - B nh c/ghi. Phn loi b nh bn dn : B nh bn d n B nh c nh
ROM PROM
B nh bn c nh
EPROM EEPROM
B nh c ghi
ROM RAM
2/24/2011
57
COMPUTER ARCHITECTURE
- Ch cho php c ni dung c ghi sn t trc cha trong n. Ni dung ny do ngi iu hnh thit k lp trnh v ghi vo bng mt phng php c bit. - Ngi s dng khng th hoc kh lng thay i c ni dung bn trong n. - Ni dung c ghi trong ROM c tnh cht c nh, khng b mt i theo thi gian hay do s c mt ngun nng lng cung cp. Do nhng thuc tnh trn, ROM c dng khi: - Cha cc chng trnh vn hnh my tnh, chng trnh h tr vic lp trnh hay cc chng trnh gim st vic iu hnh theo cc bc nghim ngt, c nh. - Cc chng trnh ci t cho my tnh chuyn dng ch thc hin mt nhm cc cng vic c gii hn, c lp i lp li c quy lut do cng ngh t ng ho i hi. - Lu gi cc bng biu quan trng c thng xuyn s dng ti nh l cng c cho vic tnh ton, x l ca my tnh v cc thit b lin quan.
2/24/2011
58
COMPUTER ARCHITECTURE
2. PROM (Programable ROM): l ROM c kh nng lp trnh c. Thng tin cha trong Rom khi ch to l khng c g. Ngi s dng c th ghi thng tin ln bng thit b np c tn l WORM (Write Once Read Many-Ghi mt ln, c nhiu ln). 3. EPROM (Erasable PROM): Tng t nh PROM nhng c kh nng xo c bng tia cc tm. 4. EEPROM (Electronic Erasable PROM) tng t nh PROM nhng c kh nng xo c bng tn hiu in.
6.4. B nh RAM
L b nh m ta c th ghi hoc c thng tin trn . Thng tin trn RAM ch mang tnh tm thi trong mt thi gian no v s b mt khi mt in.
2/24/2011
59
COMPUTER ARCHITECTURE
Bi 7: B NH C BIT
B nh CACHE B nh o
7.1.2. V tr
B nh CACHE nm gia CPU v b nh chnh (RAM), nhm lm tng tc trao i d liu gia cc thnh phn ny. c 2 loi CACHE : s cp v th cp
CACHE L1 CACHE L1 L2
CPU
CACHE CACHE L1
CACHE L1 RAM
- CACHE s cp (L1) : l CACHE nm ngay trong CPU (Primary Cache) - CACHE th cp (L2) : l CACHE nm trn bo mch chnh (MainBoard), c tc truy cp chm hn so vi CACHE s cp. (Secondary Cache)
2/24/2011
60
COMPUTER ARCHITECTURE
7.1.4. Vai tr
- B nh CACHE khng th thiu c trong mt my tnh hin i. Nu khng c CACHE th my s chy chm hn 30% so vi bnh thng khi c CACHE. - Dung lng CACHE cng ln s lm cho tc cng nhanh.
COMPUTER ARCHITECTURE
- Cache ghi li : (Write Back Cache) Thng tin ghi vo v c ra t b nh u c gi li trong b nh Cache.
7.2. B nh o
Cui thp nin 50 th b nh mi ch c khong 2000 t. Vi b nh 4096 t 18 bit cho c h iu hnh v cc chng trnh ca ngi s dng. Nh vy ngi lp trnh phi tn nhiu thi gian nn kch thc cc chng trnh sao cho t va trong mt b nh nh. Thng thng phi s dng gii thut tc chm m li tit kim b nh. Gii php t ra cho vn ny l dng b nh ph, nh a chng hn. ngi lp trnh chia chng trnh thnh nhiu gi nh gi l overlay mi overlay t va trong b nh. chy chng trnh,overlay u tn c a vo b nh v chy trong mt khong thi gian. Khi overlay ny hon tt, chng trnh c overlay tip theo v gi overlay ny ... ngi lp trnh phi chi trch nhim tch chng trnh ca mnh, b tr sp t cc overlay cho hp l nht. Vo nm 1961 mt nhm nh khoa hc Anh cp gii php t ng ho qu trnh qun l cc overlay, ngi lp trnh thm ch khng cn bit overlay ang din ra. Phng php ny c gi l phng php b nh o. Phng php b nh o lin quan n cc khi nim v Phn trang hay khung phn trang, cc phng php nh x a ch .
2/24/2011
62
COMPUTER ARCHITECTURE
Hnh 7.2. B nh o
7.2.2. Ci t b nh o
B nh o thng c thc hin vi k thut phn trang theo yu cu (demand paging). Cng c th s dng k thut phn on theo yu cu ( demand segmentation) ci t b nh o, tuy nhin vic cp pht v thay th cc phn on phc tp hn thao tc trn trang, v kch thc khng bng nhau ca cc on. - Phn trang theo yu cu ( demand paging) Mt h thng phn trang theo yu cu l h thng s dng k thut phn trang kt hp vi k thut swapping. Mt tin trnh c xem nh mt tp cc trang, thng tr trn b nh ph ( thng l a). Khi cn x l, tin trnh s c np vo b nh chnh. Nhng thay v np ton b chng trnh, ch nhng trang cn thit trong thi im hin ti mi c np vo b nh. Nh vy mt trang ch c np vo b nh chnh khi c yu cu. Vi m hnh ny, cn cung cp mt c ch phn cng gip phn bit cc trang ang trong b nh chnh v cc trang trn a. C th s dng li bit validinvalid nhng vi ng ngha mi: valid : trang tng ng l hp l v ang trong b nh chnh . invalid : hoc trang bt hp l (khng thuc v khng gian a ch ca tin trnh) hoc trang hp l nhng ang c lu trn b nh ph. Mt phn t trong bng trang m t cho mt trang khng nm trong b nh chnh, s c nh du invalid v cha a ch ca trang trn b nh ph. - C ch phn cng :
2/24/2011
63
COMPUTER ARCHITECTURE
C ch phn cng h tr k thut phn trang theo yu cu l s kt hp ca c ch h tr k thut phn trang v k thut swapping: Bng trang: Cu trc bng trang phi cho php phn nh tnh trng ca mt trang l ang nm trong b nh chnh hay b nh ph. B nh ph: B nh ph lu tr nhng trang khng c np vo b nh chnh. B nh ph thng c s dng l a, v vng khng gian a dng lu tr tm cc trang trong k thut swapping c gi l khng gian swapping.
Truy xut n mt trang c nh du bt hp l s lm pht sinh mt li trang (page fault). Khi d tm trong bng trang ly cc thng tin cn thit cho vic chuyn i a ch, nu nhn thy trang ang c yu cu truy xut l bt hp l, c ch phn cng s pht sinh mt ngt bo cho h iu hnh. H iu hnh s x l li trang nh sau : + Kim tra truy xut n b nh l hp l hay bt hp l + Nu truy xut bt hp l : kt thc tin trnh + Ngc li : n bc 3 + Tm v tr cha trang mun truy xut trn a. + Tm mt khung trang trng trong b nh chnh : - Nu tm thy : n bc 5
2/24/2011
64
COMPUTER ARCHITECTURE
- Nu khng cn khung trang trng, chn mt khung trang nn nhn v chuyn trang nn nhn ra b nh ph (lu ni dung ca trang ang chim gi khung trang ny ln a), cp nht bng trang tng ng ri n bc 5 + Chuyn trang mun truy xut t b nh ph vo b nh chnh : np trang cn truy xut vo khung trang trng chn (hay va mi lm trng) ; cp nht ni dung bng trang, bng khung trang tng ng. + Ti kch hot tin trnh ngi s dng.
2/24/2011
65
COMPUTER ARCHITECTURE
Bi 8: B NH T
Phng php lu tr t tnh a t v a t
Khi nguyn nhn gy ra t ha mt i th t tnh ca vt liu cn gi mi. c:u t nh mt nam chm in.Khi ghi d liu th chiu ca t trng (SN).da trn nguyn tc bin i t thng (t 1->0 hay t 0->1) trong cun dy sinh ra dng in cm ng.Do ch c nhng tin c gi tr 1 v 0 lin tip nhau th c ngha l u t c sai. c ghi trn cc thit b ghi t ngi ta thng dng m iu ch v nhng bin th ca n.Tu vo tng vt liu t ngi ta chn nhng m iu ch khc nhau. Xo d liu trn vt liu t
Cho vt liu t i qua u t v cho ng in xoay chiu qua cun dy c ghi hoc ghi nn d liu c ->d liu c x b mt i 3) u t Thc cht u t l cun dy qun xung quanh mt li st.mun c ghi c phi c s chuyn ng tng i gia vt liu t v u t 4) Phng php lu tr + Phng php iu tn (iu ch tn s FM) Frequency Modulator Dng CD(Clock Data)
2/24/2011 66
COMPUTER ARCHITECTURE
C D
+ Phng php iu tn bin i (l phng php l phng php va iu tn va iu bin) MFM (Modiyf FM)
M Header
Sector
Track
8.2.2. Cu trc ca a mm
a) Boot Record (bng ghi mi khi ng) vng ny cha cc tp khi ng ca HH.n cho BIOS bit
2/24/2011
67
COMPUTER ARCHITECTURE
- Cc chng trnh khi ng v iu khin a no. - H iu hnh s dng cc tp khi ng no. b) Directories: Cc th mc cha cc thng tin.Mu th mc ny c th cha cc tp tin v cc th mc con ca khc v to ra mt h thng phn cp c gi l cy th mc. Cy bt ngun t gc (Root) c) FAT (File Allocation Table) Bng nh v File Bng ny cung cp bn dc cho h thng tm v tr tng File.Trong bng Fatc cha cc thng tin v cc Cluster. Mt a mm c KHong 355 n 400 Cluster,cc Cluster c nh du t 2 tr i n ht.Mi Cluster tham chiu 1:1 cc mc thng tin Mt a mm c hai bng FAT (FAT 0 v FAT 1). Mt bng hot ng dng d tr, nu bng hot ng b hng th bng FAT d tr s c cp nhp ngay.
Mi file c mt k t kt thc.H thng bng Fat s dng cho a mm l Fat 12 Code 000h 001h 002-FEFh FF0-FF6h FF7h FF8-FFFh ngha Khng s dng Cluster li Cluster s dng cho 1 File D phng Cluster Bad (hng) cui cng ca mt File
Bng tng kt cc thng s a: Loi a Byte/Secter S Fat a vo th Mc Tng s Secter Fat Secter Sectet/Track 380 Kb 200 2 70h 200h 2 9 720 Kb 200 2 70h 5Ah 3 9 1.2Mb 200 2 EOh 950h 7 Fh 1.44Mb 200 2 EOh B40h 9 12h
2/24/2011
68
COMPUTER ARCHITECTURE
8.2.3. a mm
1) cu to 2) iu khin a mm - Ngt BIOS 13h. + Hm 00h Khi php h a (ch gi hm ny khi c li tuy nhp a) + Hm 01h trng thi a theo trng tha thanh ghi AH + c cc cung ca a Ngt DOS INT 21 Hm 0Dh Khi php a Hm 3Dh M tp v c Hm 3Eh ng tp Dng lnh ca DOS + DIR + COPY + COMPARE So snh Hai tp + Seach tm Tp +Delete(ERASE) xo mt tp +Undel Phc hi tp b xo. +Format nh dng a +Verify Kim tra s c mt cc cung ca a hay tp +Copycon:To tp...
2/24/2011
69
COMPUTER ARCHITECTURE
L mt a trn bng kim loi (Nhm) Hoc thu tinh c ng knh 14,8,5 1/4 , 3 1/2... trn b mt c ph mt lp mng (0,5-0,7m) cht t tnh gn y l 0,05-1m Pht pho kn hoc l Phot pho cabon 8.3.1.2. Cu trc vt l - Theo l thuyt trc y a cng bao gm mt chng a.Mi a c hai u t,cc rnh,v cc rnh trn mi a c cng bn knh to thnh mt t trc Cylinder.Trn mi a cng chia theo cc cung secter. a cng s dng c chng ta phi phn chia v nh dng cho a bng chng trnh FDISK v Format hoc l cc ttrnh tin ch khc.Qu trnh ny x to ra cc cc thng s sau cho a: + Cc bng Fat:Mi vng phn chia c hai bng Fat ging a mm.Mi Fat chim 41 hoc l 82 Sector ; +Boot:ging Boot recorder ca a mm 8.3.1.3. Cu tc logic Mi a cng c th chia thnh cc Partition (cz) Mi partition c th coi l mt a theo ngha logic. Master Boot nm Sector 1(Sector u),Track 0 (Rnh u tin),Side 0 (Mt u tin)cn Boot Record thng nm Sector 1,Track 1,v Side 0 512 byte u tin Sector 1,Track 0,Side 0 ca a cng gm hai phn: + Phn u t offset 0 n 1BD h l Master Boot (thc cht ch s dng t 0 n 1DHFh) + Phn hai t 1BE h n 1FF h l bng Partition Master Boot l mt on chng trnh ngn np vo Ram t a ch 0:7600h v c thc thi khi boot my. Nhim v ca Master Boot: +Kim tra bng Partition xem Partition c l ch + Np Boot Record ca bng Partition ca ch vo b nh ri chuyn iu khin cho Boot Record n tip tc khi ng my.
2/24/2011 70
COMPUTER ARCHITECTURE
Mi Partition c th bao gm mt vi thng s sau ; +Gm hai bng Fat cha bn a ch ch ti cc tp tin v th mc.Tu theo tng h thng (HH) m FAT trong mi Partition c th l:FAT16 (DOS Win95),FAT32(WIN95 OSR/2- WIN98- WIN2000),NTFS (WIN NT), HPFS(OS/2) + Mt Boot Record nm ti v tr Boot Sector ca Partition + Mt th mc gc Root Directory + Cc th mc con do ngi s dng to ra dng cha cc tp tin +cc tp tin chnh l cc d liu trn a * Cu trc ca a cng Master phn Boot FAT 1 Boot b che Sector Phn h thng Boot sector bao gm hai phn Xc nh tham s ca a Cha cc chng trnh phc v np h iu hnh. Kt thc bng 2 byte 55AA Byte 0002h 0304h 0B0Ch 0D0Eh 0E0Fh 10h 1112h 1314h 15h 1617h 1819h 1A1Bh 1C1Dh 1E21h 22h
2/24/2011
FAT 2
Root
Data
Gi tr Ch th Jump v chng trnh b ng tn nh sn xut v s phin bn S Byte /Sector S Sector/cluster S sector dnh cho Boot sector S bng FAT s im vo trn th mc gc s sector trn a (Volume) m t mi trng lu tr tin(Media Descriptor Byte) s Sector dnh cho bng FAT s Sector /Track s u t s Sector n s Sector nu kch thc ln hn 32MB S a
71
COMPUTER ARCHITECTURE
D tr ch k Boot sector ni m rng S th t Tp a (Volume) s nhn din h thng tp tin Chng trnh khi ng (Boot Runtime) Boottrap Loader
Bng sector Khi ng (Boot sector) Fat 16 c tng s 216 Cluster Bng cu trc im vo mt th mc gc Byte 0007h 080Ah 0Bh 0C15h 1617h 1819h 1A1Bh 1C1Fh ni dung tn File (c in k t trng) Phn phn loi (c in k t trng) thuc tnh file D tr Gi thay i thng tin cui cng Ngy thay i thng tin cui cng Clustor u tin ca File Kch thc ca File
8.3.2. A CNG
8.3.2.1. cu to 8.3.2.2. hot ng 8.3.2.3. b iu khin a cng * S b iu khin
2/24/2011
72
COMPUTER ARCHITECTURE
Gii thch s : A: Clip iu khin B : Ram vi m C : B Vi x L D : ECC logic(Logc kim tra m ECC (error Corecting Code) E : B Phn tch d liu F : Chun IC Ghp ni ST412/506 G: Cc a 4, Tc v chun ghp ni a) tc : Tc ca a tu thuc vo cu trc ca a v thi gian truy nhp ca cng, ph htuc vo tc quay ca Motor,vng nh m v chun giao tip a b) Chun Ghp ni - ST413/560 (chun giao tip ca Segate Technology) chun ny c vi t tnh sau: + Giao tip tun t + Tc thp 5Mbit/s + Dng m MFM sau ci tin m RLL
2/24/2011
73
COMPUTER ARCHITECTURE
+ Board iu khin Phc tp. ESDI: (Enable Small Interface) xut hin vo u nm 1983: +Tc cao hn ST560 24Mbit/s + S dng m RLL + Board iu khin Phc tp IDE (Intelligent Divce Elictronic) (Intergated Dri Elictronic) i khi ngi ta cn gi l ATA AT Architech + Tc d cao linh hot ln + Dung lng ti a l 528 MB + Khng cn Card iu hp + R tin ETDE:(Enhanced IDE) Chun nng cao ca IDE - ATA2 + Tc cao,linh hot + Dung lng cao > 528 MB + Khng cn card iu hp SCSI (Small computer System interface): l mt loi giao tip cho php gaio tip ghp ni nhiu thit b ngoi vi xut hin u tin vo nm 1986 + Tc truyn thng cao hn IDE + dung lng khng hn ch + phi c card iu khin v t tin -SCSI2-SCSI3 Bng c t a cng Kiu ghp ni Tc truyn Mbit/s Tc truyn ngoi ST560 5 0,6 ESDI 10 1,2 IDE EIDE 1936 32 8 >13 SCSI 1935 10 SCSI2 2541 10
2/24/2011
74
COMPUTER ARCHITECTURE
Track to track Tm kim trung bnh(s) Tc quay vng/pht S a S u c ghi S secter /Track Secter /Disk Byte/Sector S Clyinder Cache nh v u t
1,52 11 4500 4 7
1,5 11 4500 4 7
1.5 11 5500 4 7
2/24/2011
75
COMPUTER ARCHITECTURE
2/24/2011
76
COMPUTER ARCHITECTURE
thuc vo tia laser tp trung vo cc l hng khc nhau th tn hiu in thu c cng s khc nhau v tia phn chiu khc nhau. S khc nhau trong cc tn hiu in l cch mt my tnh c th c d liu trn a CD nh th no. l trng hp i vi cc CD thng thng, nhng vic ghi d liu ln cc a CD nh th no? Mt CD-R cng tng t nh mt CD trong cu trc chung ca n ngoi tr c hai kha cnh chnh. u tin l n khng c cc l. Th hai, gia polycarbonat v aluminum phn chiu c mt lp thuc nhum trong sut. lu d liu vo CD-R, tia laser dng ghi c tp trung vo phn xon c mun ghi (ng xon c ny khng tn ti cho ti khi bn to n bng vic ghi d liu ln) v nung nng lp thuc nhum. Cc thuc tnh ha hc ca lp thuc nhum thay i tng ng m ca n vi nhit t nng. V vy tia laser dng ghi c th chuyn ng dc theo ng xon c v thay i m ca cc vng nh, s khc bit trong m th hin ra d liu l cc con s 1 v 0. D liu sau c c t CD-R theo cch nh mt CD. CD-R ch c th c ghi mt ln. iu ny l bi v khi lm lp thuc nhum thay i th bn khng th lm cho n trong sut li c ln na. Vy sau CD-R l g? CD-RW s dng lp thuc nhum khc, lc u c mu c, sau khi c t nng c mu trong sut. Thuc nhum ny cng c thuc tnh kh th v l c th tr li trng thi ban u nu c t nng n mt nhit cao hn. iu ny cho php bn d dng xa cc d liu c lu trn a trc .
2/24/2011
77
COMPUTER ARCHITECTURE
Cc a DVD lm vic cng ging nh a CD. Cc a ny c th lu nhiu d liu hn a CD v v bn cht chng gm nhiu a CD mng c ct tr trn mt DVD. iu c to t mt s lp polycarbonat v vt liu phn chiu. Cc tia laser v cm bin quang cng c nhiu ci tin hn, trong tia laser c kh nng xuyn qua cc lp khc nhau v cm bin quang cng c th pht hin c tt c cc lp khc nhau . C mt s phng php chung trong vic lu tr d liu mi. Bn hy n c phn tip theo ca bi bo, trong phn chng ti s gii thiu cho cc bn mt s k thut mi nh b nh pulse-change v b nh holographic.
9.2.2. a quang
a quang l mt loi thit b dng c a quang, n s dng mt loi thit b pht ra mt tia laser chiu vo b mt a quang v phn x li trn u thu v c gii m thnh tn hiu. Bi ny vit v nhng a quang c s dng trong cc my vi tnh bao gm c d liu (Read-only) v c-ghi kt hp (Burn and Read) Tiu chun nh gi cht lng ca CD Rom: Chng loi CD Rom
2/24/2011
78
COMPUTER ARCHITECTURE
Tc c d liu ca CD Rom : Tc c d liu ca CD Rom c tnh bng s X 1X c tc truy cp d liu l 150KB => 10X s c tc truy cp l 10 x 150K = 1.500KB => 48X c tc truy cp l 48 x 150K = 7200KB => 52X c tc truy cp l 52 x 150K = 7800KB S khi ca a CD Rom Lazer pickup : L mt c, c nhim v c d liu ghi trn a v i ra tn hiu in dng tn hiu s 0,1. Mch tch tn hiu : khuch i tn hiu t mt c sau tch ra hai thnh phn => Tn hiu iu khin : L cc tn hiu sai lch c cc tia lazer ph pht hin cung cp cho mch to p iu khin => Tn hiu s : L tn hiu chnh ta cn thu c, tn hiu ny c ua sang IC s l tn hiu s trc khi chuyn v b nh my tnh Mch to p iu khin : To in p iu khin iu khin mt c hng tia lazer c ng ng track v hi t ng trn b mt a, ngoi ra mch iu khin cn iu khin tc quay ca a . Mch khuch i thc Moto : Khuch i tn hiu iu khin cung cp cho Moto v cc cun dy trn mt c . IC x l tn hiu s : X l tn hiu thu c t mt c sau gi theo ng Bus v b nh chnh ca my
2/24/2011 79
COMPUTER ARCHITECTURE
Cu to ca mt c Cun Tracking : iu khin im hi t lch theo phng ngang c ng tm ng Cun Focus : iu khin im hi t ln xung theo phng ng hi t ng trn mt a . A,B,C,D L cc Diode i nh sng lazer thnh dng in, 4 diode ny c ra tn hiu chnh v pht hin sai lch hi t E,F l hai Diode pht hin sai lch tracking LD ( Lazer Diode ) l Diode pht ra tia lazer MD (Monitor Diode ) l Diode gim st bo v cho mch t ng iu khin cng sut tia lazer Bin tr : Chnh kch mt khi tia lazer b yu B c ca CD Rom B phn ra vo ca a. Bao gm : + M t Loading + Dy cu loa + H bnh rng truyn ng + Khay a B phn dch chuyn cm mt c. Bao gm + M t Sleed + H bnh rng + Thanh trt M t quay a : M t Spind Cm mt c : Lazer Pickup
2/24/2011
80
COMPUTER ARCHITECTURE
10.1. a cng
Cu to bn trong ca a cng HDD chia thnh nm phn c bn nh sau: Khung sn cng (Base Casting): Cha tt c thnh phn bn trong ca cng, c gn c nh vo my tnh. Hai bn cnh thng c dn tem bo hnh ca ni bn. V th khi gn nh cn thn v nh nhng trnh lm try cnh hay rch tem. a t (Platter): Ni cha d liu ca a cng. Bao gm mt hoc nhiu lp a mng t trn mt mt c tc quay rt cao. Ch mt chn ng nh cng c th lm mt chy khng n nh khin a b ku v gim tc truy xut d liu.
- u c (Head): c gn trn kim v p st b mt a, khi quay vi tc cao s xut hin dng khng kh thi vo gip nng u c ln khi mt a. Thng c cc li: - H u c: Khi c chn ng, u c dp mnh xung, lm gi b gy, gy ra h u c. - Try mt a: Do h xung qu mnh, ngoi gy gi cn c kh nng u c gy ra mt vt lm trn b mt a to nn ng xc. Mt khc u c lc ny b dnh bn khi di chuyn n cc v tr khc s pht tn cht bn ra khp b mt a. - Kim t (Actuator Arm): t gia hai thanh nam chm trn trc quay c gn bc n, mt cun dy ng xen vo gia hai thanh nam chm. Khi c dng in chy qua lm thay i t trng khin cho kim t c th dch chuyn d dng trn mt da. Thng c cc li sau: - Ku ln khi c: bc n b xc nn kim c dch chuyn s pht ting ku. - Kim t dch chuyn sai cng lm try mt a hay gy u c.
2/24/2011
81
COMPUTER ARCHITECTURE
- Bo mch (Logic Board): Thnh phn quan trng iu khin mi hot ng ca a cng. N c cu to gm nhiu linh kin in t rt nh. V vy, nu khng cn thn, cc va chm v hin tng tnh in (phng in) c th gy rn nt cng nh n chp.Khi board mch li s gy ra hin tng my tnh khng nhn c a cng, hay khng Fdisk v Format a c.
Khi u quang (mt c): Chu trch nhim c v ghi d liu ln b mt a. va c th c v ghi d liu, mt c c kh nng pht ra ba loi tia laser c cng sut khc nhau. Tia c nng lng ln nht lm nhim v ghi d liu. Tia c nng lng thp hn hn c tc dng xa d liu v tia c nng lng thp nht c dng c d liu nh cc a CD-ROM thng thng. Khi iu khin: l mt cm thit b c hc bao gm thao tc quay a, dch chuyn khi u quang v np/tr a c b vi x l iu khin thng qua cc IC servo kim sot tc quay ca a t 200 n 500 vng/pht i vi CD-ROM v 350 n 500 vng/pht i vi DVD ty thuc vo v tr mt c/ghi trn a. Khi mt c/ghi cc track gn tm a th vn tc quay ca a cao, vn tc quay s gim dn khi mt c lm vic vi cc track cch xa tm a. B vi x l cn nhn tn hiu d sai t khi x l d liu hiu chnh mt c sao cho t c hi t chm tia ti u nht. Khi x l d liu: nhn d liu th (RF) t khi u quang, gii iu ch tn hiu tr li d liu nh phn dng nguyn thu, tch ly cc tn hiu ng b phi hp vi khi vi x l nhm hiu chnh khi u quang hi t chnh xc trn mt a
2/24/2011
82
COMPUTER ARCHITECTURE
cc vng khng phn chiu biu th cho gi tr 0 ca h nh phn. Khi c trn b mt a, tia laser ca mt c trn cc a CD-ROM ch nhn bit c cc vng phn chiu v khng phn chiu trn a ri cho ra cc tn hiu 10 tng ng
2/24/2011
83
COMPUTER ARCHITECTURE
DVD-R c th ghi li nhiu ln. DVD+R l phin bn ch ghi c mt ln ca DVD+RW. Trc y, hai nh dng DVD v DVD+ xung khc ti mc khng th chung sng ha bnh vi nhau. Trn th trng xut hin nhng ghi hoc theo nh dng DVD- hoc theo DVD+, nhng hin nay ghi DVD c th ghi c c hai nh dng DVD- v DVD+ gi l Dual DVD DVDRW
2/24/2011
84
COMPUTER ARCHITECTURE
Dy eo, mc khol cc phn ph c th c bn km theo USB flash, chng l thit b ph, c th khng cn thit i vi mt s ngi s dng. truy cp d liu trong flash, ta cn kt ni vi my tnh hoc cm vo mt USB host controller hoc mt USB hub. Cc USB flash ch hot ng khi c cm vo mt u ni USB v c cp in bi u ni ny (chng s dng ngun in 5Vdc t my tnh).
2/24/2011
85
COMPUTER ARCHITECTURE
Bi 11: CU TO CHUNG B VI X L
Lch s pht trin ca b vi x l Cu trc b vi x l 8086 Mt h vi x l c gi l mt h thng trong bao gm: - n v nhp xut: c s dng nhp v xut s liu, d liu. - n v x l: X l cc d liu nhp vo, sau xut ra cc thit b ra. - B nh: Lu tr thng tin, d liu trong qu trnh x l Trn th t, c rt nhiu hng ch to b vi x l cho cc my vi tnh nh: IBM, Intel, Cyrix, AMD, Motorola.... Nhng thng dng nht vn l b vi x l ca Intel.
2/24/2011
86
COMPUTER ARCHITECTURE
Bus d li u
AX
Cc thanh ghi a n ng
A ccumulator Base Count Data Stack pointer Base pointer Source index
Destination index
BX CX DX SP BP SI DI
CS DS SS ES IP
Bus d li u
Cc thanh ghi t m th i
Bus ngoi
ALU
Kh i i u khi n c a EU
i l nh)
Hnh 2.1 : S
2/24/2011
87
COMPUTER ARCHITECTURE
Khi thc hin lnh (Execution Unit - EU) n v EU n v EU ca 8086 v 8088 l ging nhau n bao gm ALU, cc thanh ghi c, thanh ghi m v cc thanh ghi a nng. Cc knh truyn d liu bn trong EU u l 16 bit. EU khng ni trc tip vi th gii bn ngoi, n ly lnh t hng i lnh ca BIU . Nu lnh cn truy xut b nh hoc cng vo/ra (l ni lin h vi thit b ngoi vi ) th EU yu cu BIU nhn hoc gi d liu. Tt c cc a ch m BIU thao tc u l 16 bit, khi gi sang cho BIU s sp t li to thnh a ch vt l 20 bit pht ra cc chn ra a ch ca chip. n v BIU n v BIU thc hin tt c cc thao tc vi Bus m BIU yu cu, ngoi ra khi BIU ang thc hin mt lnh, th BIU c th ly lnh t b nh v t trong hng i lnh. Hng i lnh ca 8086 di 6 byte, ca 8088 di 4 byte. Vic ly lnh v ca BIU v vic thc hin lnh ca BIU thc hin song song vi nhau (tr mt s trng hp ngoi l) lm cho hiu nng ca vi x l tng ln. 11.2.3. Mt s khi nim c bn * Pipelining: L mt phng php x l lnh trn mt ng ng lnh, c th x l nhiu lnh ng thi trong cng mt khong thi gian. Trong khi lnh ny ang c x l th lnh tip sau n c nhn vo...
Chng ta c th so snh phng php x l bng pipeline v phng php x l dng lnh tun t nh hai hnh di y:
Time Instruction 1
1 2 3 4 1 2 3 4 1 2
Instruction 2
a)
Instruction 1
1 2 1 3 2 1 4 3 2 1 4 3 2 4 3
Instruction 3
Time
Instruction 2
Instruction 3
b)
Instruction 4
b) X l tun t
2/24/2011
88
COMPUTER ARCHITECTURE
RISC Reduced Instruction Set Computer (My tnh vi tp lnh rt gn) VLIW Very Long Instruction Word (My tnh vi t lnh cc di)
V c bn, cng ngh hin nay vn da trn c s b vi x l CISC v RISC. Chng ta c th so snh s b v hai cng ngh ny:
RISC Cu thnh t mt vi lnh n Cc lnh c thc thi bng phn cng Kch thc ca mt lnh v thi gian thc thi ca mi lnh gn nh nhau
CISC y vi phn cp Cc lnh c thc thi bng cc vi chng trnh Kch thc v thi gian thc hin ca cc lnh khc nhau.
2/24/2011
89
COMPUTER ARCHITECTURE
AH BH CH DH SP BP SI DI
Thanh ghi con tr lnh :
AL BL CL DL
IP
Thanh ghi c
Instruction Pointer Flag Register Code Segment Data Segment Stack Segment Extra Segment
Flag
Cc thanh ghi on : CS, DS, ES, SS
CS DS SS ES
2/24/2011
90
COMPUTER ARCHITECTURE
Trong cc php ton nhn chia mt trong cc s hng tham gia phi c cha trong thanh ghi AX (nu l 16 bit) v AL (nu l 8 bit). Cc thao tc vo ra cng s dng thanh ghi AX hoc AL. Thanh ghi BX (thanh ghi c s- Base register) Thanh ghi ny ngoi vic thao tc d liu n thng cha a ch c s ca mt bng dng cho lnh XLAT.(dch AL thnh 1 gi tr trong bng BX) Thanh ghi CX (thanh ghi m- Count register) Vic xy dng mt chng trnh lp c thc hin d dng bng cch s dng thanh ghi CX, trong CX ng vai tr b m s vng lp (REP, LOOP). CL c dng lm b m trong cc lnh dch v quay bit. Thanh ghi DX (thanh ghi d liu - Data register) DX v AX cng c s dng trong cc thao tc ca php nhn hoc chia cc s 16 bit. DX cn c s dng cha a ch ca cc cng trong cc lnh vo ra d liu trc tip (In/Out).
Khi BIU a ra trn Bus a ch 20 bit a ch, nh vy 8088 c kh nng phn bit c 220= 1. 048. 576 = 1 Mbyte nh. Ni cch khc khng gian a ch ca 8088 l 1 Mbyte. Trong khng gian 1 Mbyte b nh ny cn chia thnh nhiu on khc nhau : on cha chng trnh on cha d liu v kt qu trung gian ca chng trnh To ra vng nh c bit gi l ngn xp Trong thc t b vi x l 8088 c cc thanh ghi 16 bit lin quan n a ch u ca cc on trn v chng c gi l cc thanh ghi on (Segment Registers): CS, DS, SS, ES. Cc thanh ghi on ny ch ra a ch u ca 4 on trong b nh dung lng ln nht ca 4 on ny l 64 Kbyte. Cc on c th nm cch nhau hoc trm ln nhau Ni dung ca thanh ghi s xc nh a ch ca nh u tin ca on, a ch ny gi l a ch c s. a ch ca cc nh khc trong cng on c tnh bng cch cng thm vo a ch c s mt gi tr gi l a ch lch hay lch (offset) a ch vt l (20 bit) ca mt nh c xc nh nh sau :
2/24/2011 91
COMPUTER ARCHITECTURE
i ch vt l = i ch on *10 h+ thanh ghi lch (hay offset) v i ch logic trong my tnh lun c biu din di dng : Segment:Offset Ti mi thi im th ch nhng nh c nh a ch bi 4 on trn mi c truy cp.
Trong 8088 c 3 thanh ghi con tr v 2 thanh ghi ch s 16 bit. Cc thanh ghi ny (tr IP), u c th c dng nh cc thanh ghi a nng , nhng ng dng chnh ca mi thanh ghi l chng c gm nh nh l thanh ghi lch cho cc on tng ng. C th nh sau : Thanh ghi BP : (con tr c s - Base Pointer) BP lun tr vo mt d liu nm trong on ngn xp SS. a ch c th SS:BP c xc nh nh trn. Thanh ghi SP(con tr ngn xp - Stack Pointer) c s dng kt hp vi SS truy nhp vo on ngn xp. SP lun tr vo nh hin thi ca ngn xp trong on ngn xp SS. a ch c th SS:SP Thanh ghi SI(ch s ngun - Source Index). SI ch vo d liu trong on d liu DS m a ch c th tng ng vi DS:SI. Bng cch tng ni dung ca SI chng ta c th truy nhp d dng n cc nh lin tip.
Thanh ghi DI (ch s ch - Destination Index). SI ch vo d liu trong on d liu DS m a ch c th tng ng vi DS:DI. C mt s lnh gi l cc thao tc chui s dng DI truy nhp n cc nh c nh a ch bi ES.
2/24/2011
92
COMPUTER ARCHITECTURE
y l thanh ghi 16 bit, mi bit c s dng th hin mt trng thi ca b vi x l ti mt thi im nht nh trong qu trnh thc hin chng trnh. Mi ch c 9 bit c s dng v ngi ta gi mi bit l mt c. x x x x OF DF IF TF SF ZF x AF x PF x CF
* Cc c trng thi CF (Carry Flag): c thit lp khi php ton thc hin c nh hoc c vay mn PF(Parity Flag): c thit lp khi kt qu ca php ton c tng s bit c gi tr 1 l mt s chn ( phn thp ca kt qu) . AF (Auxiliary Flag): c thit lp khi c nh t "bit c trng s ln nht phn thp" sang "bit c trng s thp nht phn cao". ZF (Zero Flag) : c thit lp khi tt c cc bit ca kt qu c gi tr 0. SF ( Sign Flag): c thit lp khi bit MSB ca kt qu c gi tr 1. OF (Overflow Flag): c thit lp khi kt qu nm ngoi gii hn cho php. *Cc c iu khin TF (Trace Flag): Nu bit ny c gi tr 1 th b vi x l cho php thc hin tng bc chng trnh IF (Interrupt Flag) : Nu bit ny c gi tr 1 th b vi x l cho php cc ngt cng c th thc hin. DF (Direction Flag): Nu bit ny c gi tr 1 th b vi x l cho php duyt chui t phi sang tri hoc t a ch cao n a ch thp.
2/24/2011
93
COMPUTER ARCHITECTURE
13.1. S lc v tp lnh ca b vi x l
Tp lnh ca b vi x l l thnh phn c bn nht my tnh c th thc hin cc yu cu ca ngi s dng. Tt c cc thao tc, cc chng trnh do ngi dng lp ra u c b vi x l thc hin bng vic nh x chng di dng m my, m lnh ring ca b vi x l. Thng thng, vi cc lp trnh vin, cc lnh ca b vi x l c hiu di gc l cc lnh gi nh (Mnemonic). Vi m lnh gi nh th mt lnh ca b vi x l bao gm cc thnh phn sau: [M lnh] [Cc ton hng] Trong : M lnh - C bn trng ny cha m lnh di dng m gi nh. Cc ton hng - L cc thnh phn m cc lnh s dng thc hin lnh. Nu l cc lnh tht th y chnh l cc ton hng ca lnh. Vi b vi x l 8086/8088, cc ton hng ny c th l 0,1 hoc 2. V d: ADD AL,[BX] ADD l lnh thc hin php cng; AL v [BX] l hai ton hng vi qui nh nu tn thanh ghi hoc mt gi tr hng nm trong du [] th l a ch OFFSET ca nh cha d liu cn thao tc.
2/24/2011
94
COMPUTER ARCHITECTURE
Di chuyn ni dung ca ton hng ngun vo ton hng ch. Hai ton hng phi c cng ln v khng c ng thi l 2 thanh ghi on hoc hai nh. Ton hng ch phi l thanh ghi hay nh. Gi tr ca ton hng ngun khng b thay i, sau khi thc hin lnh. V d : MOV ax,word1 Trc lnh Mov Sau lnh Mov Mt s ch : - Ton hng ch khng th l mt hng s - Khng th chuyn trc tip mt gi tr byte vo mt ton hng ch l mt t v ngc li. Nu cn, c th s dng cc ton t PTR BYTE hoc PTR WORD - Khng th chuyn trc tip mt hng s vo mt thanh ghi on. Trong trng hp cn thit, c th chuyn tm thi qua mt thanh ghi khc V d: Mun chuyn gi tr 100 vo thanh ghi DS, ta c th s dng hai lnh sau MOV MOV AX,100 DS,AX Ax c ni dung Word1 Ax c ni dung Word1 : 0002h : 0008h : 0008h : 0008h
MOVSB/MOVSW chui ch, chui ngun l hai lnh dng chuyn cc phn t ca mt chui ngun sang mt chui ch. MOVSB : MOVe String Byte MOVSW : MOVe String Word b) XCHG : eXCHanGe 2 operands ( tro i ni dung ca hai ton hng) XCHG ch, ngun Tro i ni dung ca ton hng ch v ton hng ngun cho nhau. V d: XCHG AX,BX : 153Eh : 28FCh AX c ni dung BX Mt s ch : - C hai ton hng khng th l hng s
2/24/2011 95
: 28FCh
: 153Eh
COMPUTER ARCHITECTURE
- Khng th tro i hai ton hng khc kiu. Nu cn, c th s dng cc ton t PTR BYTE hoc PTR WORD. - Khng c php l 2 thanh ghi on - Khng c php l hai nh. c) PUSH : PUSH Word On the Stack (y vo ngn xp) PUSH tonhng y ni dung ca ton hng vo ngn xp, ni dung ca ton hng khng b thay i. (copy ni dung) Ton hng nht thit phi l thanh ghi (i vi 8086/8088) V d: PUSH AX y ni dung ca thanh ghi AX vo ngn xp d) POP : POP Word from Top of Stack (ly ra t nh ngn xp). POP ch Ton hng nht thit phi l thanh ghi (i vi 8086/8088), tr thanh ghi CS
2/24/2011
96
COMPUTER ARCHITECTURE
c) MUL : Multiplexing - Multiply Unsigned Byte or Word (nhn s khng du) Nhn ton hng vi ni dung cha trong thanh ghi AX. Tc l nhn hai ton hng vi nhau nhng 1 ton hng phi c cha trong AX. Hoc l trong DX v AX MUL gc Tu vo di ca ton hng gc m xc nh kt qu : gc : 8 bit th s b nhn trong AL -> kt qu trong AX gc : 16 bit th s b nhn trong AX -> kt qu trong DX:AX
V d : MOV AL,10h MOV BL,5h MUL BL V ton hng ngun l thanh ghi BL, nn kt qu s c ly ra trong AX. AX=50h Trong trng hp mun nhn s c du, ta c th s dng lnh IMUL c dng lnh nh lnh MUL. d) DIV : Unsigned Divide (chia hai s khng du) DIV ngun ngun l s 8 bit : AX/ngun s b chia phi l s khng du 16 bit trong AX sau khi chia AL cha thng cn AH cha s d. ngun l s 16 bit : DX:AX/ngun s b chia phi l s khng du v t trong cp DX:AX sau khi chia; AX cha thng cn DX cha s d.
ngun =0 (chia cho 0) hoc kt qu ln hn FFH, FFFFh th gi ngt INT 0 Trong trng hp mun chia s c du, ta c th s dng lnh IDIV c dng lnh nh lnh DIV.
2/24/2011
97
COMPUTER ARCHITECTURE
b) OR
OR ch,ngun ch, ngun phi c iu kin : cng di khng phi ng l 2 nh, 2 thanh ghi on.
thng dng lp mt vai bit no ca ton hng ch= cch cng logic ton hng vi ton hng tc thi m cc bit 1 c v tr tng ng vi bit cn lp. V d : OR AL,BL OR AL,0Fh c) NOT : ly ph nh - o bit d) XOR : hoc loi tr ton hng Dng xo v 0 mt thanh ghi no V d: XOR AX,AX ; Xo thanh ghi AX v 0 NOT tonhng Dng o bit ca mt ton hng (ly b 1)
0 CF
Lnh SHL
Thc hin php nhn bng cch dch tri. b) SHR : Shift Right ; Dch phi SHR ch,CL Dch cc bit ca ton hng ch sang phi 1 hoc CL v tr. Gi tr 0 c a vo bit MSB cn ga tr ca bit LSB c chuyn vo c CF.
2/24/2011
98
COMPUTER ARCHITECTURE
0
Dng lnh dch phi thc hin php chia. 15
Lnh SHR
CF
c) ROL :Rotation Left- quay tri ROL ch,CL Dch cc bit sang bn tri. bit MSB c a vo LSB v c CF. mun quay nhiu ln th cha trong CL
MSB
MSB
CF
Lnh ROL
d) ROR :Rotation Right- quay phi ROR ch,CL Dch cc bit sang bn phi. Bit LSB c a vo MSB v c CF. mun quay nhiu ln th cha trong CL
LSB
LSB
15
Lnh ROR
CF
2/24/2011
99
COMPUTER ARCHITECTURE
Nu iu kin nhy c tho th s nhy n nhn_ch v thi lnh ny. nhn c th trc hoc sau. Trc khng qu 126 byte, sau khng qu 127 byte. Bng cc lnh nhy Nhy c du K hiu Jg/jnle Jge/jnl Jl/jnge Jle/jng Nhy khng du Ja/jnbe Jae/jnb Jb/jnae Nhy nu ln hn Nhy nu khng nh hn hay bng Nhy nu ln hn hay bng Nhy nu khng nh hn Nhy nu nh hn Nhy nu khng ln hn hay bng Nhy iu kin n Je/jz Jne/jnz Nhy nu bng Nhy nu bng 0 Nhy nu khng bng Nhy nu khng bng 0 b) Nhy khng iu kin JMP nhn_ch Nhn ch nm trong cng on vi JMP, vt xa 126 byte i vi cc lnh nhy c iu kin. Zf=0 Zf=1 Cf=1 Cf=0 Cf=0 v zf=0 Chc nng Nhy nu ln hn Nhy nu khng nh hn hay bng Nhy nu ln hn hay bng Nhy nu khng nh hn Nhy nu nh hn Nhy nu khng ln hn hay bng Nhy nu nh hn hay bng Nhy nu khng ln hn Zf=1 hay sf=of Sf<>of Sf=0f iu kin nhy Zf=0, sf=of
2/24/2011
100
COMPUTER ARCHITECTURE
a) IN : nhp vo t cng 1 byte hay 1 word IN thanhcha, cng Nu thanh cha l AL th d liu 8 bit c a vo c gi tr l i ch cng Nu thanh cha l AX th d liu 16 c a vo t cng c gi tr l i ch cng +1 i ch cng trong khong 00h - FFh b) OUT :xut ra cng 1 byte hay 1 word OUT ichcng,Acc
2/24/2011
101
COMPUTER ARCHITECTURE
D CS:200 220 In ni dung vng nh t CS:200 n CS:220 D 0A00:0100 L10 In ni dung 16 byte nh t a ch 0A00:0100
2/24/2011 102
COMPUTER ARCHITECTURE
G - Go - Thc hin hay chy c chng trnh np trong b nh C php: G [=address] [im dng] thc hin on chng trnh bt u t a ch address n a ch im dng V d: G =100 Thc hin chng trnh t a ch 100 n ht chng trnh G =100 200 Thc hin chng trnh t a ch CS:100 n CS:200 H - Hexadecimal - Thc hin cc php cng, tr cc s thp lc phn C php: H <s th nht> <s th hai> cng, tr s th nht vi s th hai V d: H 035F 01E5 Kt qu s hin ln trn mn hnh l: 0544 017A I - Input - Nhp mt Byte d liu t cng v hin th trn mn hnh C php: I <#cng> Nhp mt byte t cng c a ch l #cng V d: I 2F8 c gi tr t cng 2F8 v hin th N - Name - t tn cho tp chun b ghi d liu ln. C php: N <Tn tp> t tn v phn m rng cho tp V d: N vanban.txt N ctrinh.com O - Output - Xut d liu 8 bit ra mt cng C php: O <#cng> V d: O 70 a d liu 8 bit ra cng c a ch l 70h Q - Quit - Thot khi DEBUG R - Register - Hin th v sa ni dung mt thanh ghi C php: R <tn thanh ghi> V d: Np gi tr 43h vo thanh ghi CX R CX :43 U - Unassemble - Dch ngc lnh ca CPU C php: U [range] Trong range c th l: - a ch bt u ca on lnh - a ch u v chiu di on lnh V d: U 100 Xem ni dung cc lnh ca on chng trnh t a ch CS:0100h U CS:100 110 Xem on lnh t a ch CS:100 n CS:110 U 200 L20 Xem on lnh 32 byte bt u t a ch CS:0200h
2/24/2011
103
COMPUTER ARCHITECTURE
W - Write - Ghi ni dung on lnh bt u t a ch CS:0100h vi di ph thuc vo gi tr ca thanh ghi CX vo mt tp c t tn bi lnh N ? - Help - Hin th y cc lnh, c php lnh ca DEBUG.
2/24/2011
104
COMPUTER ARCHITECTURE
V d: N vidu1.com Bc 6: g lnh W ghi ni dung chng trnh vo tp t tn bc 5 Sau khi to xong mt chng trnh, ta c th thot v DOS chy th hoc c th s dng lnh G chy trc tip t DEBUG
2/24/2011
105
COMPUTER ARCHITECTURE
Cn phi g lnh DEBUG vi tham s Xem on chng trnh c li khng Lnh gy li a ch ca lnh sai
2/24/2011
106
COMPUTER ARCHITECTURE
Bi 15: CC KIN TRC CA CC B X L KHC 15.1. Kin trc RISC 15.1.1. Khi nim
RISC l vit tt ca Reduced Instruction Set Computer, vi gi l my tnh (hay l b vi x l bn trong n) c gim nh tp lnh. N ging nh l CPU Lite. Hay bn c th ni th thin l: l mt dng thu nh (ct gim) ca mt con vi x l, c th bn ni ng mt phn no .
2/24/2011
107
COMPUTER ARCHITECTURE
v thng l s la chn tt nht cho nhiu h thng nhng. D c gn nhn chi li RISC thng l s la chn t hi cho cc ng dng real-world.
2/24/2011
108
COMPUTER ARCHITECTURE
C mt tin tt l trnh bin dch x l iu ny. Nu bn l ngi lp trnh bng hp ng, RISC s l s au kh. Nu bn lp trnh bng C hoc l mt ngn ng cp cao no th bn khng cn n cc gii hn ny. Tr khi bn quan tm n mt m.
15.1.4. Mt m
D nhin kch thc m khng quan trng. Tr khi bn l mt nh lp trnh nhng hoc l mt k s, v bn phi nht 10k m vo trong mt chp ch c 5k m, khi p kch thc m xung l mt vn ln. Nhiu nh thit k h nhng nhiu tin vo RAM v ROM ca h thng hn l vo b vi x l. B nh xc nh (hay l gii hn) t im ca nhiu h thng. Nu cc nh lp trnh khng th t va m vo b nh th coi nh xong. Khi mt m tr thnh mt vn ln. Mt m m t m thc thi ca mt chng trnh c ng gi cht ch n mc no, v n khc nhau ng k gia cc dng vi x l. Nu bn khng c kinh nghim v iu ny, bn c th ngh rng trnh mt chng trnh C c bin dch th thc thi trn con chp no cng nh nhau. l sai lm ln. Cng mt chng trnh C bin dch cho cc chp khc nhau s cho ra memory footprint hon ton khc nhau. khng phi l li hay l khuyt im ca trnh bin dch. l c im t nhin ca cc CPU. V RISC th cng nh th. Hnh 1 cho thy mt m ca mt s vi x l ph bin. Nh bn thy s khc nhau c th ln n mc 2:1. Ngay c khi cc chp ny thc thi cng mt chng trnh (c ngha l c cng m ngun) v to ra cng mt kt qu, th m trn chp ny vn c th t hn mt na so vi chp kia. l mt m. Bn cng c th thy rng cc chp CISC c mt m tt hn so vi cc chp RISC. Nh l nguyn l ch o ca RISC l phn cng phi n gin, tt c cc hot ng phc tp c thc hin bng phn mm. iu c ngha l chp RISC ca bn s cn nhiu phn mm hn thc hin cng mt cng vic. Hu ht cc chp RISC khng c lnh chia. Nu bn mun chia 2 s bn phi hin bng phn mm. Trnh bin dch phi lm vic bng tp lnh m phn cng cho. Nu vi x l c tp lnh nh trnh bin dch phi b li bng cch to ra nhiu phn mm.
15.1.5. Nn m
2/24/2011
109
COMPUTER ARCHITECTURE
Mt l do khc m cc chp CISC c mt m tt hn l bi v chng tp lnh c xu hng c lm ngn hn. Theo nh ngha cc chp RISC 32-bit phi c tp lnh 32-bit. Cn mt chp CISC 32-bit th li khc, c th c lnh 8-bit, 16-bit, 32bit v c c cc lnh di hn na. y l mt trong nhng c im lm cho chp CISC phc tp, nhng iu cng lm cho n thc t hn trong cc h thng nhng. Ti sao bn quan tm n s bt ca tp lnh ? Bi v trong khi mt con 68020 c th t va mt lnh ADD vo ch 8 bt ca b nh chng trnh th mt con MIPS R400 li cn n 32 bit, nh th l bn nm i 3/4 b nh qu gi cho mi ln chng trnh thc hin cng hai s vi nhau. V chp MIPS khng th cng nhanh hn chp 68K, do bn cng chng c g hn ngoi li ni bn ang s hu mt h thng RISC. Trong thi gian gn y mt s nh sn xut RISC a ra gii php thng minh gii quyt vn ny. Gii php ny thng c gi l nn m, nhng ch l s dng t sai. Khng c s nn m thc s, ging nh PKZIP. H ch thay i tp lnh ca chp mt t sao cho khng phi tt c cc lnh u di 32 bt. 3 v d chnh cho vn ny l ARM, ARC Cores v MIPS. Chng c cc phin bn nn m vi cc tn gi tng ng l Thumb, ARCompact v MIPS-16. Chng u thm mt s lnh 16-bit vo tp lnh 32-bit. Trnh bin dch C ca chng by gi c th la chn dng cc lnh 16-bit lm cho m thc thi nh hn. Nh hn bao nhiu ty thuc vo nhiu th. V nh bn thy, tip th bng cch thi phng chng bao gi d c. Tuy nhin trong cc th nghim thc t nn trung bnh khong 20% n 30% v ty thuc vo chng trnh. Nhc bn rng ch l s nn ca khng gian m, vng d liu khng c nn. Tuy nhin vn l mt hng ng lm cho kin trc RISC hp dn hn nhng g m chng c. Trong hai trng hp (ARM Thumb v MIPS MIPS-16) m thc thi phi xc nh r rng gia ch 32-bit v 16-bit. Bn khng th trn ln hai loi lnh ny vi nhau, do bn phi cch ly on m chy bng cc php ton 16-bit ra khi on m chy bng cc lnh 32-bit. Bn thy y, cn bng gia tp lnh ngn hn l s gii hn ca n. V d, m 16-bit khng th x l ngt, qun l cache, qun l b nh, hoc nhy. May mn l trnh bin dch cho Thumb v MIPS-16 loi tr cc vn ny. ARCompact
2/24/2011
110
COMPUTER ARCHITECTURE
ca ARC khng c s gii hn ny bi v n khng chuyn i gia hai ch . N trn ln c hai kch thc, do bn khng phi vt v tch ri chng trnh ca bn. Mt im khc na, cch gii quyt ca IBM cho cc chp PowerPC nhng l CodePack. Khng nh cc tp lnh nn khc, IBM thc s nn m nh phn thc thi ca n, ging nh l s dng PKZIP nn vy. Bn nn chng trnh sau khi compliled, assembled v linked. Ri lu phin bn c nn ny vo ROM hoc a. Chc chn l cc chp PowerPC nhng phi c thm phn cng gii nn v nm chng vo b nh. Th nht, s hon ton khng d c m, bi v n khng c lu tr theo nh dng m thng thng. M b nn iu ny lm cho n kh b disassemble. c th l mt thun li nu bn mun bo v m khi nhng cp mt t m. CodePack m ha phn mm hiu qu nh nn phn mm vy. Th hai, bi v phi gii nn phn mm khi ang thc thi, i khi c th mt thi gian lu hn d on. Vic x l lnh r nhnh v nhy thc s phi kho lo, bi v ch ca lnh r, s khng d dng xc nh c khi n b m ha, c th nm u trong ROM. Th ba, vi mi chng trnh CodePack dng mt cha kha nn ring do cc chng trnh khc nhau s nn hon ton khc nhau. iu c ngha l m nh phn nn khng th thc thi c trn mt chp PowerPC khc tr khi bn cung cp cha kha. Cui cng, CodePack c cng h s nn 30% nh ARC, ARM v MIPS. Vi tt c phc tp ca n, n chng tt hn ng k. Tuy nhin cng ng khm phc IBM bi v h a ra vi th hon ton khc.
2/24/2011
111
COMPUTER ARCHITECTURE
truy cp b nh. Mi ln tm np ROM hoc c/ghi RAM s tiu th mt t nng lng. Cng gim thiu iu ny th cng tt. C th ni rng tng 2 ln mt m l tng 2 ln tiu th nng lng.
2/24/2011
112
COMPUTER ARCHITECTURE
Kh l, bn ngh th ? Nhng n rt cn thit nu bn ang lm iu khin chuyn ng. N gip thay th hng trm dng lnh nu dng cc hm x l hnh hc thng thng vi tt c cc trng hp bit l v cc iu kin bin khc nhau. Nh l TBLS l mt lnh n thc hin ch mt khong 30 chu k xung nhp.
15.2.3. ng dng
VLIW thng c s dng thit k cc b x l song song.
2/24/2011
113
COMPUTER ARCHITECTURE
Bi 16: THC HNH - S DNG PCSPIM CHO RISC I/ CI T PCSPIM TRN MY TNH 1. M th mc cha b ci PCSPIM
2/24/2011
114
COMPUTER ARCHITECTURE
4. Nhy vo Next bt u ci t
2/24/2011
115
COMPUTER ARCHITECTURE
6. Ri nhy vo Close
2/24/2011
116
COMPUTER ARCHITECTURE
2/24/2011
117
COMPUTER ARCHITECTURE
3. V ghi li.
2/24/2011
118
COMPUTER ARCHITECTURE
2. M tp cn th nghim
Nhy vo biu tng ny!
2/24/2011
119
COMPUTER ARCHITECTURE
B chn mc ny?!
2/24/2011
120
COMPUTER ARCHITECTURE
V th nghim. ra kt qu!
2/24/2011
121
COMPUTER ARCHITECTURE
COMPUTER ARCHITECTURE
- Phn loi cc thit b ngoi vi: + Thit b ngoi vi giao tip ngi - my: bn phm, chut, mn hnh, my in... + Thit b ngoi vi giao tip my my: gm cc thit b theo di v kim tra. + Thit b ngoi vi truyn thng: modem, network interface card - Cu trc chung ca thit b ngoi vi
- Cc thnh phn ca thit b ngoi vi. + B chuyn i tn hiu: chuyn i d liu chuyn i d liu gia bn trong v bn ngoi my tnh. + B m d liu: m d liu khi truyn gia module vo ra v thit b ngoi vi. + Khi logic iu khin: iu khin hot ng ca thit b ngoi vi p ng theo yu cu t module vo ra .
2/24/2011
123
COMPUTER ARCHITECTURE
- Cc thnh phn ca module vo ra + Thanh ghi m d liu: m d liu trong qu trnh trao i. + Cc cng vo ra (I/O Port): kt ni vi cc thit b ngoi vi, mi cng c mt a ch xc nh. + Thanh ghi trng thi/ iu khin: lu tr thng tin trng thi/ iu khin cho cc cng vo ra . + Khi logic iu khin: iu khin module vo ra .
17.4. a ch ho cng vo ra
Qu trnh truyn thng tin qua li gia CPU v cc thit b vo ra c thc hin thng qua cc cng vo ra. Mi cng vo ra c mt a ch ring v mt s c dnh ring cho cc thit b vo ra c th. V d : B iu khin nhp - xut ng H Bn Phm a Cng My In a Mm - Khng gian a ch ca b Vi x l . a ch nhp xut 040 043 060 063 320 32F 378 37F 3F0 3F7
2/24/2011
124
COMPUTER ARCHITECTURE
+ Mt s b x l ch qun l duy nht mt khng gian a ch. Khng gian a ch b nh gm 2n a ch. V d : Cc b x l 680x0. + Mt s b x l qun l 2 khng gian a ch cch bit. Khng gian a ch b nh gm 2n a ch. Khng gian a ch vo ra 2n1 a ch. C tn hiu iu khin phn bit truy nhp khng gian a ch. Tp lnh c cc lnh vo ra chuyn dng. V d : Pentium(intel) Khng gian a ch b nh = 232byte = 4GB Khng gian a ch vo ra = 216byte = 64KB Tn hiu iu khin M / IO Lnh vo ra chuyn dng IN,OUT - Cc phng php a ch ho cng vo ra . + Vo ra ring bit. Cng vo ra c nh a ch theo khng gian a ch vo ra. CPU trao i d liu vi cng vo ra thng qua cc lnh vo ra chuyn dng( IN, OUT). Ch c th thc hin trn cc h thng c qun l khng gian a ch vo ra ring bit . + Vo ra theo bn nh. Cng vo ra c nh a ch theo khng gian a ch b nh. Vo ra ging nh c/ghi b nh. CPU trao i d liu vi cng vo ra thng qua cc lnh truy nhp d liu b nh. C th thc hin trn mi h thng.
2/24/2011
125
COMPUTER ARCHITECTURE
- Nhn xt: + CPU trc tip iu khin vo ra: c trng thi, kim tra trng thi, thc hin trao i. + Trong trng hp nhiu thit b cng cn trao i d liu v thit b cha sn sng tn rt nhiu thi gian CPU + Vic thc hin trao i n gin
2/24/2011 126
COMPUTER ARCHITECTURE
COMPUTER ARCHITECTURE
+ Phng php rt chm + CPU pht ra tn hiu chp nhn ngt n Module u tin. + Nu Module khng gy ra ngt thi n gi tn hiu ti cc Module k tip + Module I/O gy ngt s t vector ln bus d liu + CPU s dng ngt xc nh chng trnh con iu khin ngt + Th t vo ra cc Module trong chui xc nh th t u tin
17.5.3. Phng php truy nhp trc tip b nh (DMA: Direct Memory Access)
Vi nhc im chnh ca hai phng php trn l: CPU tham gia trc tip vo trao i d liu v vic trao i lng d liu nh. khc phc hai phng php trn mt phng php mi c tn DMA s s dng thm mt Module phn cng c DMAC (DMA Controller).V vy khi trao i d liu khng cn CPU. - Cc kiu thc hin DMA + DMA truyn theo khi: DMAC s dng BUS truyn c khi d liu (CPU chuyn nhng BUS cho DMAC) + DMA ly chu k: DMAC cng bc CPU treo tm thi tng chu k BUS thc hin truyn mt t d liu + DMA trong sut: DMAC nhn bit nhng chu k no CPU khng s dng BUS th chim BUS trao i d liu (DMAC ly ln chu k) - c im DMA + CPU khng tham gia trong qu trnh trao i d liu + DMAC iu khin trao i d liu gia b nh chnh v Module vo ra vi tc nhanh. + Ph hp vi yu cu trao i mng d liu c kch thc ln.
2/24/2011
128
COMPUTER ARCHITECTURE
Bi 18: CC THIT B VO C BN
Bn phm Chut Scanner
18.1.2. B m bn phm
B m bn phm l mt vng nh chacha cc phm c nhn nhng cha c chng trnh s dng. Mt phm c nhn cha trong mt t vi byte cao cha m Scan,byte thp cha m ASCII (nu phm l m ASCII).trong b m khng lu cc phm dch nhng c th lu li t hp phm
COMPUTER ARCHITECTURE
18.2. Chut
Chut thng c s dng trong my vi tnh l mt thit b u vo iu khin nht l trong cc h iu hnh v phn mn ho C nhiu loi chut : + Chut quang: Dng tn hiu nh sng phn x t mn chut (Mouse pad) o chuyn ng. + Chut c dng vin bi st ph cao su o chuyn ng loi di trn mt bn loi dng tay ln vin bi (track ball)
18.2.1. Cu to
2/24/2011
130
COMPUTER ARCHITECTURE
Gm mt qu bng xoay bng kim loi c ph lp cao su, c mt l xo p vo hai trc nm theo hai hng Xv Y thng gc nhau hp nha a tin v to (X,Y) u mi trc c mt bnh xe
2/24/2011
131
COMPUTER ARCHITECTURE
Bi 19: CC THIT B RA C BN
Mn hnh My in
Electron beam
Mn hnh ng tia Phn cc CRT (Cathade Ray Hnh3-6: Cu to mn hnh CRT Tube) l mn hnh c in v thng dng nht hin nay mn hnh ny c mt (mn hnh den trng hay mu) hay ba. Nu mn hnh ny c c ngun in t m cc cn gi l sng bn in t. Tia in t c bn ra t sng bn v n p vo mn hnh hin th to nn cc im sng.c hai nguyn tc c bn dng iu khin tia in t Nguyn tc in nguyn tc in t Phn ln cc mn hnh hin nay l dng cc nguyn tc in t v mn hnh t c gc qut v in t ln vi hiu in th thp. Nguyn tc t cho php thit k mn hnh rng hn nhiu so vi nguyn tc tnh in. Mn hnh hin th c ph mt lp Sunfit km. Lp ny php sng di tc dng ca in t. Ngi ta thng dng kha nim Photpho ch lp pht sng ny v lm tng lp ny vi lp pht sng lmg t photpho.Mu ca tia sng c th thay th bng cch mt s cht c mu vi n.
@ Fluorescent screen
2/24/2011
132
COMPUTER ARCHITECTURE
Nguyn tc to mu da trn nguyn tc to mu c bn ca my ti vi. Mn hnh dng mt khun cho c ngay trc mn hin sng, khun che ny c gi l khun che bng ()
R G B R G B
Ba tia sng in t bn ra ba mu Hnh 3-7: im nh (Green,Red,Blue) L Khun che im nh vi khun che tng ng C ba tia in t u c quay v c iu khin bi b iu khin quay duy nht. Lp khun che cn c nh v vi mn hnh v tr mt l khun che tng ng vi b ba im mu mn hnh. Cn dng ba di mu chy lin tc t trn xung di mn hnh. B mt mn hnh cong theo hnh tr khc vi b mt ca mn hnh c in. Nh cp trn th mn hnh cn phi c v li lin tc v nu khng nh th th chng ta khng th nhn thy g c hoc l nh qu su ta cn phi v li (lm ti) khong (50-60 Hz) i hi cc thit b iu khin cn c mt tc x l nhanh. Nu mn hnh lm vic trong ch N im cn c M bit m t v f l tn s lm ti mn th thi gian chm nht truy cp b nh ho hay chuyn d liu ho l: im tam gic (dot Trio). Phn ln mn hnh c in (mn hnh mt cu) c cu trc im nh. Ba im mu hp thnh tam gic u. Mi tam gic u tng ng vi mt im nh. Khun che vi nhiu khun che khc nhau c t trc tip trc mn hnh photpho. V tc tia in t gia khun mn hnh (Khong cch n sng in t ngn hn) nn pha gia khun che nng hn bn ra. S chnh lch nhit khin khun che b bin dng c nhit, nh hng n cht lng mn hnh. Nhiu nh sn xut gii quyt vn ny bng cch ch to khun che t mt lp hp kim c h s c nhit thp. Di mu cng ngh Trinitron do Sony pht minh vo nm 1960. Cng ngh ny dng mt sng in t duy nht cho c ba mu, cho thy nguyn tc mn hnh mt tr ca cng ngh Trinitron. Cng ngh ny cho php ch to mn hnh photpho t nhng gii mu sen k thay v dng khun che vi nhiu im nh. Mn hnh Trinitron ch cho dng mt khun che vi mt gii mu. Khe ny c Sony t tn l aperture grill. Nguyn tc ny cho li im l nhiu in t gp c mn hnh photpho khin nh sng sng ng hn. Nhc im ca mn hnh ny l khng bn c hc, nu khun che b rung ng; cht lng nh gim i r rt; Mn hnh cn c l xo chng dung t bit bn trong; Di mu ri rc.
2/24/2011
133
COMPUTER ARCHITECTURE
Cng ngh di mau ngt ca NEC phi hp im tam gic v gii mu,xut hin nm 1996. im mu ci tin cng ngh ny ca Hitachi xut hin trn th trng nm 1997. Cng ngh ny dng ng im mu hnh elip thay v hnh trn kt qu l im nh phn phi u hn trn mn hnh v ng nh theo chiu dc nh hn mn hnh im nh tam gic u. Mn hnh ng tia phn cc phng. Mn hnh hin i xut hin trn th trng t nm 1999 c dng phng tuyt i.mn hnh ny dng vi iu khin chnh tia in t khin hnh nh trn mn hnh vn gi c th h trc n. Tc dng nhit nn khun che mn hnh mn hnh phng mnh hn cc loi mn hnh khc do s khc bit ln hn ca khong cch gia sng v cc im nh trn mn hnh. Hp kim c h s c thp c tn l Inrian thng c dng lm khun che trong mn hnh phng. Mn hnh a mi trng. Loi ny khng l thit b hin th mn hnh, n cn c trang b loa (micro) v my quay video. Mn hnh ny c tch hp trong h my tnh tch hp t xa mn hnh ny c cp ni n the m thanh v theer video trong my tnh. Cht lng m thanh v hnh nh ca loi mn hnh ny khng so c vi mn hnh ri v loa ri do nh hng t gia mn hnh v loa. Mn hnh a mi trng cn c che chn c bit trnh b nh hng ny tc ng qua li
2/24/2011
134
COMPUTER ARCHITECTURE
Mn hnh tinh th lng da trn hiu ng trng son (twised nemtic file effect). Phn t trong lp tinh th lng chuyn hng 900 gia hai mt knh nh sng bn ngoi phn cc v son theo hng phn t tinh th lng khn tia sng i qua c lp tinh th lng v n c trng thi sng. Dng in cc trong sut (v d indium xyt) nm pha di lp khe ko phn t tinh th lng nh hng theo chiu tnh in. Tia sng b d trong phn t tinh th lng m khng i qua phn x li c na lp tinh th lng c trng thi ti. nh hng nh sng ng theo hng tinh th lng ta cn b phn tn tia cc sng. Khi tia sng pht ra pha bn kia tinh th lng ta cn b phn cc nh sng khc. Ngun sng c th l n Led hoc cc loi n sng khc. Nu b tr Pha sau lp tinh th lng mt lp gng phn x ta li c th dng nh sng thng bn ngoi quan st mn hnh. Trng tnh in mt chiu c th ph hng cu trc tinh th, v vy ngi ta hay dng hiu in th tng i thp t 5 15V. Mn hnh tinh th lng theo nguyn tc tn c mt tng phn rt thp (3:1 gc nhn 150), gc quan st cng rt hn ch (20600) to ra cc mc khc nhau (cn thit cho mn hnh mu) cng in trng trong tinh th lng c iu bin theo mc xm cn thit mn hnh tinh th lng hin i ch c tt c 64 mc xm (6 bit) Phi hp vi ba mu cho php biu din 262.144 mu thp (thp hn so vi) 16.777.216 mu ca mn hnh mu 26 bit Mn hnh LCD mu hay cn gi l mn hnh ma trn chm (dot matrix display) c in cc v b lc mu ring cho tng im mu tinh th. Mi im nh s bao gm ba im mu ring bit. Mn hnh ma trn ch ng (Active matrix display) ti u ho qu trnh nh i ch v np tng im nh vo. Cc dng mn hnh c nh a ch v vit theo phng php chia thi gian (muntip lexing). Nu c nhiu dng cn vit theo thi gian dnh cho mi dng gim i. Tinh th lng li khng th phn ng nhanh theo s thay i ca tn hiu in th. V vy nh a ch v vit nn mt im nh l cn c nh a ch rt nhanh nh c cu trc tu in (nguyn tc tng t DRAM) m trng thi mt dng c gi nguyn trong khi cc dng khc ang tip tc c nh a ch. Mn hnh ma trn ch ng dng mt transistor mng mng TFT(Thin Film Transistor) lm cng tc chuyn mch cho tng im mu.Transistor ng mch rt nhanh (trong vi micro second) t in mc im mu song song vi n s gi trng thi ng mch lu hn khi transistor ca dng khc tip tc ng mch. Mn hnh TFT c sn xut theo cng ngh vi in t v cha vi mch iu khin ngay bn trn mn hnh.
2/24/2011
135
COMPUTER ARCHITECTURE
Mn hnh TFT c thi gian phn x l 25ms v t l tng phn l 140:1. Mn hnh TFT mng hn LCD tc l ti nhanh gp 10 ln mn hnh DSTN
c/ Mn hnh PLASMA
Nguyn tc mn hnh plasma ging nguyn tc n neon. Mn hnh plasma c nhiu kh tr c lm nhu kn tng ng vi cc im nh. Mi c hai in cc. Khi hiu in ht vt qua mt gi tr nht nh kh tr c ion ho v php sng Nguyn tc iu khin mn hnh loi ny n gin hn mn hnh LCD. Nhc im ca lai ny l thi gian lm vic ngn tiu th nhiu nng lng. tng phn vo khong 10:1 mn hnh plasma tng c dng cho my tnh xch tay ca Toshiba v compaq ngy nay chng hu nh khng th cnh tranh c vi mn hnh tinh th lang tin tin. Mn hnh LCD c th dng trong my chiu nh (c vai tr nh phim trong my chiu bng) c c hnh trn mn nh rng. Mt thit b chiu hnh mi s chim lnh th trng hin th d liu my vi tnh trong th k mi l tht b thiu hnh vi c.
19.2. My in
My in l mt thit b in t - c kh, to ra c cc thng tin di dng k t hay ho trong qa trnh a s liu ra. V c bn c th coi my in gn ging vi mn hnh, im khc y l thng tin c a ra trn giy. Nhng tin b v cng ngh trong lnh vc in t c kh bin chic my in cng knh trc kia thnh nhng chic my in nh gn, c th t trn bn lm vic hoc mt s loi c th xch tay. My in c th c phn loi theo v tr tng i gia u in v giy nh sau: My in tip xc: C nguyn tc nh my ch, dng tip xc c hc truyn k t hay im nh qua mt bng mc ln giy: My in ma trn im (dot matrix), my bnh xe xch (daisy wheel printer). My in khng tip xc: Tch ri qu trnh truyn k t (im nh) vi qu trnh in: My phun mc, my Laser, hay theo nguyn tc vt l ca my: + My in tnh in + My in phun + My in c + My v Vector
2/24/2011
136
COMPUTER ARCHITECTURE
Hin nay cc my in c in khng cn xut hin trn th trng do cc nhc im nh: n, tc in chm, phn gii v cht lng in km. Thng tin dng k t hay ho c h iu hnh bin dch qua chng trnh iu khin my in (Printer Driver) thnh ngn ng giao tip my in. Ngn ng giao tip mi in l mt ngn ng i cng m nhiu my in c th hiu c. Ngn ng giao tip c truyn qua giao din song song hay tun t n my in. Trong my in, ngn ng giao tip c bin dch mt ln na sang ngn ng my in. Ngn ng my in c th c coi nh m my trong my vi tnh, n m nhim trc tip vic iu khin my in. Cc ngn ng thng dng nht ca my in l: Postscript: L mt ngn ng t trang (page description language). y l mt ngn ng my in chun nht to hnh ho hay k t. Ngn ng ny do hng Adobe Systems gi bn quyn, dng trc tip m ASCII chuyn sang my in, c rt nhiu lnh v ho v k t...v khng ph thuc vo c im phn cng ca my in. Chng trnh bin dch trong my in c nhim v chuyn ngn ng Postscript sang m my. PCL (Printer Command Language): L ngn ng giao din ca hng Hewlett Packard. Ngn ng ny c nhiu lnh bt u bng ESC hoc 1Bh (Escapse Sequences). HP-GL/2 (Hewlett Packard Graphics Language): Cng l ngn ng ca Hewlett Packard, c bit c dng cho my v Vector (Plotter). GDI (Graphical Device Interface): L ngn ng ca hng Microsoft c dng trn Windows. Tng im nh cn in c tnh trc trn h iu hnh v ghi trc tip ln b nh my in. PrintGear ca Adobe l mt gii php phn cng v phn mm. My in dng cng ngh ny c mt b vi x l 50Hz ring v b lnh ho c n gin ho cho php tc in nhanh v gi thnh my in gim. Ngy nay phn ln cc my in la my in ma trn im hnh ho nn cht lng in c o bng phn gii ca my in, n v o l dpi (dot per inch). My in c ghp ni vi my tnh qua 4 giao din c bn: Giao din song song Giao din tun t Giao din tun t a chc nng USB Giao din mng
2/24/2011
137
COMPUTER ARCHITECTURE
2/24/2011
138
COMPUTER ARCHITECTURE
2/24/2011
139
COMPUTER ARCHITECTURE
2/24/2011
140
COMPUTER ARCHITECTURE
# code 4 == print string # $a0 == address of the string # Invoke the operating system. # code 10 == exit # Return to OS.
"Hello SPIM!\n"
main:
# # # # #
# exit
.data prompt: .asciiz "Enter ounces: " pout: .asciiz " Pounds\n" ozout: .asciiz " Ounces\n"
2/24/2011
141
COMPUTER ARCHITECTURE
# end of file
main
li $v0,10 syscall
# exit
.data .asciiz "enter name, followed by comma-enter: " .ascii "\n\nDear " .space 24 .ascii "\nYour library books are way\n" .ascii "overdue. Please return them\n" .ascii "before we give your name\n" .ascii "to the enforcement squad.\n\n" # end of file prompt: letter: name: body:
main:
# print prompt
2/24/2011
142
COMPUTER ARCHITECTURE
syscall li $v0,5 syscall move $s0,$v0 # Calculations lw $s1,tip lw $s2,tax addu $s3,$s1,$s2 mul $s4,$s0,$s3 div $s4,$s4,100 addu $s5,$s0,$s4 # Output li $v0,4 la $a0,head1 syscall move $a0,$s4 li $v0,1 syscall li $v0,4 la $a0,head2 syscall move $a0,$s5 li $v0,1 syscall li $v0,10 syscall .data tip: .word tax: .word prompt: .asciiz head1 : .asciiz head2 : .asciiz # end of file
# # # # # #
get tip rate get tax rate total rate 100*(tax + tip) tax + tip total bill
15 # tip rate in percent 8 # tax rate in percent "Enter food cost: " " Tax plus tip: " "\n Total cost: "
2/24/2011
143
COMPUTER ARCHITECTURE
syscall lw $s0,4($s0) b loop done: la $a0,linef li $v0,4 syscall la $a0,endmess li $v0,4 syscall li $v0,10 syscall .data head: elmnt01: elmnt02: elmnt03: elmnt04: elmnt05:
get next
# return to OS
.word 1 .word elmnt02 .word 2 .word elmnt03 .word 3 .word elmnt04 .word 5 .word elmnt05 .word 7 .word 0
sep: .asciiz " " linef: .asciiz "\n" endmess: .asciiz "done\n" # end of file
# copy the pointer to first sw $s1,first # initialize the first node li $t0,1 # store 1 sw $t0,0($s1) # at displacement 0 # create the second node li $v0,9 li $a0,8
2/24/2011
144
COMPUTER ARCHITECTURE
syscall
# link the second node to the first sw $v0,4($s1) # copy address of second node # into the first node # make the new node the current node move $s1,$v0 # $s1 = second node # initialize the second node li $t0,2 # store 2 sw $t0,0($s1) # at displacement 0 # create the third node li $v0,9 li $a0,8 syscall
# link the third node to the second sw $v0,4($s1) # copy address of third node # into the second node # make the new node the current node move $s1,$v0 # $s1 = third node # initialize the third node li $t0,3 # store 3 sw $t0,0($s1) # at displacement 0 # end the list sw $0,4($s1) # put null in the link field li $v0,10 syscall .data .word # return to OS
first:
## end of file
# # # #
2/24/2011
145
COMPUTER ARCHITECTURE
sw $s1,first
# initialize the first node li $t0,1 # store 1 sw $t0,0($s1) # at displacement 0 # create the remaining nodes in a counting loop li $s2,2 # counter = 2 li $s3,8 # upper limit loop: bgtu $s2,$s3,done # while (counter <= limit )
# create a node li $v0,9 # allocate memory li $a0,8 # 8 bytes syscall # $v0 <-- address # link this node to the previous # $s1 = previous node sw $v0,4($s1) # copy address of second node # into the previous node # make the new node the current node move $s1,$v0 # initialize the node sw $s2,0($s1) # at displacement 0 addi b done: # end the list sw $0,4($s1) # put null in the link field # of the current node, which # is the last node. $s2,$s2,1 loop # counter++
# print out the list # $s0 --- current node in print loop lw beqz lw $s0,first $s0,endlp $a0,0($s0) # get a pointer to the first element # while the pointer is not null # get the data of this element # do something with the element # print it # # print separator # # # get the pointer to the next element
lp:
li $v0,1 syscall la $a0,sep li $v0,4 syscall lw b endlp: li $v0,10 syscall .data first: .word 0 sep: .asciiz " ## end of file $s0,4($s0) lp
# return to OS
"
2/24/2011
146
COMPUTER ARCHITECTURE
2/24/2011
147
COMPUTER ARCHITECTURE
Hy ch ra trng thi ca cc c trong thanh ghi c sau khi thc hin cc lnh trn. Cu 5: Gi s mt CHIP nh bn dn c cc ng dy a ch v ng dy d liu c b tr nh sau: ng dy a ch: A0-A23 ng dy d liu: D0-D31 Hy tnh dung lng ca CHIP nh trn Cu 6: - Gii thch cch xc nh a ch vt l ca mt nh trong b nh. - Gi s a ch mt nh c xc nh qua thanh ghi on DS v thanh ghi lch BX vi DS=0F35h, BX=150Dh. Hy xc nh a ch vt l v a ch logic ca nh trn. nh trn thuc on no trong b nh. Cu 7: - Gii thch cch xc nh a ch vt l ca mt nh trong b nh. - Gi s a ch mt nh c xc nh qua thanh ghi on CS v thanh ghi lch IP vi CS=4530h, IP=49A6h. Hy xc nh a ch vt l v a ch logic ca nh trn. nh trn thuc on no trong b nh. Cu 8: - Gii thch cch xc nh a ch vt l ca mt nh trong b nh. - Gi s a ch mt nh c xc nh qua thanh ghi on ES v thanh ghi lch DI vi ES=1793h, DI=2004h. Hy xc nh a ch vt l v a ch logic ca nh trn. nh trn thuc on no trong b nh. Cu 9: - Gii thch cch xc nh a ch vt l ca mt nh trong b nh. - Gi s a ch mt nh c xc nh qua thanh ghi on SS v thanh ghi lch SP vi SS=11080, SP=2004. Hy xc nh a ch vt l v a ch logic ca nh trn. nh trn thuc on no trong b nh. Cu 10: Gi s c mt ngn xp c a ch y l FFFEh. - Hy gii thch v xc nh a ch nh ca ngn xp sau khi thc hin y vo cc gi tr sau: 05F3h, 4D3Ch,796Ah,418Bh - Gii thch v xc nh a ch nh ca ngn xp v gi tr ca cc thanh ghi AX, BX, CX, DX sau khi thc hin cc lnh: POP POP POP POP DX AX BX CX
Cu 11: Gii thch cc lnh trong on chng trnh sau: MOV AX,5729h MOV BX,922Dh MOV CX,723Fh PUSH AX
2/24/2011
148
ADD AX,BX ADD BX,CX Hy cho bit gi tr ca cc thanh ghi AX, BX, CX sau khi thc hin cc lnh ny. Cu 12: Gi s c mt mng A(9,8) c kiu ca cc phn t l word c lu tr trong b nh bt u t a ch offset 5B4Dh. Hy xc nh a ch ca phn t A[7,3]. Cu 13: Gii thch cc lnh trong on chng trnh sau: MOV SHL AX,02B5h AX,CX MOV CX,5 Hy cho bit gi tr ca thanh ghi AX sau mi ln dch Cu 14: Gii thch cc lnh trong on chng trnh sau: MOV SHR AX,0446h AX,CX MOV CX,4 Hy cho bit gi tr ca thanh ghi AX sau mi ln dch Cu 15: Gii thch cc lnh trong on chng trnh sau: MOV AX,2534 MOV BX,5000 MUL BX Sau khi thc hin cc lnh trn, kt qu s c a vo cc thanh ghi no? Gi tr ca cc thanh ghi l bao nhiu? Cu 16: Gii thch cc lnh trong on chng trnh sau: MOV AL,7Fh MOV BL,13h MUL BL Sau khi thc hin cc lnh trn, kt qu s c a vo cc thanh ghi no? Gi tr ca cc thanh ghi l bao nhiu? Cu 17: Gii thch cc lnh trong on chng trnh sau: MOV AX,2500 MOV BL,50
2/24/2011
149
Sau khi thc hin cc lnh trn, kt qu s c a vo cc thanh ghi no? Gi tr ca cc thanh ghi l bao nhiu? Cu 18: Gii thch cc lnh trong on chng trnh sau: MOV DX,6400 MOV AX,2000 MOV BX,10000 DIV BX Sau khi thc hin cc lnh trn, kt qu s c a vo cc thanh ghi no? Gi tr ca cc thanh ghi l bao nhiu? Cu 19: Hy gii thch v ch ra ch a ch ca cc lnh sau: a/ MOV AX,058Dh b/ MOV AL,[BX] c/ MOV AX,[BP]+[SI]+0100h d/ BL,[0653h] e/ MOV AX,[SI]+50 f/ ADD DX,53h[BX][SI] g/ ADD AL,3Bh[SI] j/ AND AX,[BX+10] Nhap: MOV AH,1 INT JL JG SUB 21h nhap nhap AL,20h CMP AL,41h CMP AL,5Ah h/ MOV BX,7Ch[BP] k/ OR i/ SUB AL,BL CX,[DI+30h] MOV
MOV DL,AL MOV AH,2 INT 21h Cu 21: Gi s c mt on chng trnh gi lpc thc hin nh sau: IF (AL>=$41) AND (AL<=$5A) THEN AL:=AL+$20; Hy chuyn on chng trnh trn thnh m lnh gi nh ca b vi x l 8086. Cu 22: Gi s c mt on chng trnh gi lp c thc hin nh sau: IF (AL=$43) OR (AL=$63) THEN Write(chr(AL)); Hy chuyn on chng trnh trn thnh m lnh gi nh ca b vi x l 8086.
2/24/2011
150
COMPUTER ARCHITECTURE
Cu 23: Gi s c mt on chng trnh gi lp c thc hin nh sau: FOR AL:=100 DOWNTO 0 DO AL:=AL+50; Hy chuyn on chng trnh trn thnh m lnh gi nh ca b vi x l 8086. Cu 24: Gi s c mt on chng trnh gi lp c thc hin nh sau: AX:=1000; WHILE AX > 0 DO AX:=AX-100; Hy chuyn on chng trnh trn thnh m lnh gi nh ca b vi x l 8086. Cu 25: Gi s c mt on chng trnh gi lp c thc hin nh sau: AL:=$61; CX:=$1A; REPEAT AL:=AL-$20; Write(chr(AL)); CX:=CX-1; UNTIL CX<=0; Hy chuyn on chng trnh trn thnh m lnh gi nh ca b vi x l 8086.
2/24/2011
151
COMPUTER ARCHITECTURE
MC LC
TNG QUAN V MN HC ....................................................................................................... 5 BI 1: GII THIU CHUNG V KIN TRC MY TNH ....................................................... 9 1.1. Cu to c bn v hot ng ca my tnh .......................................................................... 9 1.2. Lch s pht trin ca my tnh .......................................................................................... 15 1.3. Phn loi my tnh.............................................................................................................. 17 1.4. Biu din thng tin trong my tnh .................................................................................... 18 Bi 2: Cc phn t logic c bn v mch logic t hp .................................................................. 28 2.1. Cc phn t logic c bn .................................................................................................... 28 2.2. Mch logic t hp .............................................................................................................. 31 Bi 3: Cc thnh phn c bn ca mt my tnh ........................................................................... 40 3.1. Mainboard .......................................................................................................................... 40 3.2. CPU .................................................................................................................................... 42 3.3. B nh trong ...................................................................................................................... 42 3.4. Cc thit b lu tr ............................................................................................................. 43 3.5. Cc thit b vo/ra .............................................................................................................. 43 3.6. Tnh tng thch gia cc thnh phn ................................................................................ 45 Bi 4: Thc hnh ........................................................................................................................... 46 c cc thng s k thut trn cc thit b phn cng .................................................................. 46 Bi 5: Thc hnh ........................................................................................................................... 46 Lp t phn cng my tnh .......................................................................................................... 46 5.1. CHUN B LP T PHN CNG MY TNH ......................................................... 46 Bi 6: B nh bn dn ................................................................................................................... 53 6.1. Cc phn t nh c bn...................................................................................................... 53 6.3. B nh ROM ...................................................................................................................... 57 6.4. B nh RAM ...................................................................................................................... 59 Bi 7: B NH C BIT .......................................................................................................... 60 7.1. B nh CACHE ................................................................................................................. 60 7.2. B nh o ........................................................................................................................... 62 Bi 8: B NH T ....................................................................................................................... 66 Bi 9: B nh quang ...................................................................................................................... 76 9.1. Phng php lu tr quang ................................................................................................ 76 9.2. a quang v a quang ................................................................................................... 76 PHN TCH CU TO BN TRONG CA B NH V CC A .................................. 81 10.1. a cng ........................................................................................................................ 81 10.2. a CD-Rewrite v DVD-Rewrite ................................................................................ 82 10.3. USB Flash .................................................................................................................... 84 Bi 11: CU TO CHUNG B VI X L................................................................................. 86 11.1. Lch s pht trin ca b vi x l .................................................................................... 86 11.2. Cu trc b vi x l 8086................................................................................................. 87 Bi 12: TP THANH GHI CA B VI X L 8086 ................................................................ 90 12.1. Cc thanh ghi d liu ....................................................................................................... 90 12.2. Cc thanh ghi on : CS, DS, ES, SS ............................................................................ 91 12.3. Cc thanh ghi con tr v ch s : SI, DI, SP, BP .......................................................... 92 12.4. Thanh ghi con tr lnh : IP ............................................................................................ 92
2/24/2011
152
COMPUTER ARCHITECTURE
12.5. Thanh ghi c ..................................................................................................................... 92 Bi 13: TP LNH CA B VI X L 8086 ........................................................................... 94 13.1. S lc v tp lnh ca b vi x l .................................................................................. 94 13.2. Nhm lnh di chuyn d liu ........................................................................................... 94 13.3. Nhm lnh s hc ............................................................................................................. 96 13.4. Nhm lnh logic ............................................................................................................... 97 13.5. Nhm lnh dch chuyn v quay ...................................................................................... 98 13.6. Nhm lnh iu khin r nhnh ........................................................................................ 99 13.7. Nhm lnh vo ra cng................................................................................................... 100 13.8. Nhm lnh iu khin..................................................................................................... 101 Bi 14: THC HNH - S dng DEBUG ................................................................................. 102 14.1. Gii thiu v lnh ca DEBUG ...................................................................................... 102 14.2. Lp trnh bng DEBUG .................................................................................................. 104 14.3. G ri chng trnh bng DEBUG................................................................................. 105 Bi 15: CC KIN TRC CA CC B X L KHC ....................................................... 107 Bi 15: CC KIN TRC CA CC B X L KHC ....................................................... 107 15.1. Kin trc RISC ............................................................................................................... 107 15.2. Kin trc b vi x l VLIW ........................................................................................... 113 Bi 16: THC HNH - S DNG PCSPIM CHO RISC ......................................................... 114 BI 17: KIN TRC H THNG VO RA ............................................................................ 122 17.1. Gii thiu chung ............................................................................................................ 122 17.2. Kt ni thit b ngoi vi .................................................................................................. 122 17.3. H thng cc cng vo ra ............................................................................................... 123 17.5. Cc phng php trao i tin ......................................................................................... 126 Bi 18: CC THIT B VO C BN ..................................................................................... 129 18.1. Bn phm ........................................................................................................................ 129 18.2. Chut .............................................................................................................................. 130 Bi 19: CC THIT B RA C BN ........................................................................................ 132 19.1. Mn hnh ......................................................................................................................... 132 19.2. My in ............................................................................................................................. 136 Bi 20: Thc hnh ....................................................................................................................... 138 PHN TCH CU TO CA BN PHM, CHUT. THIT K M HNH ......................... 138 Bi 21: Thc hnh ....................................................................................................................... 139 PHN TCH CU TO CA MN HNH, MY IN. THIT K M HNH ....................... 139 Ph lc A: MT S M NGUN CHO PCSPIM .................................................................... 141 Ph lc B: CU HI V BI TP N TP MN KIN TRC MY TNH ...................... 147
2/24/2011
153