Professional Documents
Culture Documents
Li m u
Gio trnh PLC MISUBISHI c bin son nhm cung cp thm ti liu cho
cc c gi tham kha thm
Phn chnh ca gio trnh ny cung cp cc tnh nng c bit ca h PLC
MISUBISHI FX , phng php lp trnh, thit k cc b iu khin, iu khin
ng c, iu khin bng ti, ng h thi gian thc, iu khin Analog, b iu
khin PID..Do ni dung kh rng nn tc gi c gng trnh by ngn gn lm
ti liu nghin cu thm.
Mt h thng t ng gm c 3 thnh phn c bn l b iu khin, cm bin
o lng v c cu chp hnh. Trong cc dy chuyn sn xut, c bit l c cu tay
my th cc phn t kh nn l c cu chp hnh khng th thiu c. Mc ch
ca ti liu ny l cung cp thm kin thc c bn v cc phn t kh nn cng nh
ng dng ca chng trong cc h thng iu khin t ng phc v cho sn xut.
Ring phn thc hnh cc c gi c th tham kho cc bi tp v nh Gio
vin s hng dn iu khin cc h thng thc ti lp.
B nh thi Timers :T
B m Counter: C
Cc c nh ca PLC: M v S
2. S u dy.
a. u dy ng vo.
b. u dy ng ra.
Ng ra output (Relay)
Ng ra output (Transitor)
in p ng vo
Dng ng vo
Cng tc ng
Off-> On
vo
On-> Off
Thi gian p ng
Cch ly mch in dng
Ch dn hot ng
b. c tnh ng ra.
M t
in p
T l dng in /N ng
Cng sut ln nht ca ti
n ph ti ln
Ph ti nh
Ng ra dng relay
<240VAC,<30VDC
2A/1 ng, 8A/Com
80VA
100w(1.17A/85VAC,
0.4A/250VAC)
Khi ngun cp nh hn
5VDC th cho php t
nht 2mA
Ng ra dng Transistor
5-> 30VDC
0.5A/1 ng, 0.8A/Com
12W/24VDC
1.5W/24VDC
---------------
OffThi
gain p ng
>On
10ms
ON-
>OFF
Mch cch ly
Dng in r
Ch dn hot ng
Bng Relay
Photocuopler
---------------0.1mA/30VDC
LED sng khi cun dy c kch hot
Thi gian x l
Ngn ng lp trnh
Dung lng chng
trnh
Cu hnh vo /ra c
th
Rle
ph tr
(M)
Rle
trng
Chung
c cht
Chuyn
dng
Chung
c cht
FX0S(N)
FX1s
FX1N
FX2N(C)
Thc hin chng trnh tun hon
FX3U(C)
C bn :0.08
C bn:0.72 S
ng dng 10->100 S
C bn :0.065
S0->S999
S500->S999
8kStep(64kStep
gn thm b
nh ngoi)
384I/O
M0->M7679
M500->M7679
M8000->M8511
S0->S4095
S500->S4095
thi
(S)
B
nh
th
Timer
(T)
Khi to
C hiu
100ms
10ms
1ms(c
cht)
100ms(c
cht)
1ms
B m
Chung
Counter
(U) 16bit
c
cht (U)
16bit
Chung
(U/D)
32bit
c
cht
(U/D)
32bit
B m
1 pha
tc
(U/D)
cao(HSC) 32bit
Mt pha
t khi
ng v
Reset
(U/D) 32
bit
2 pha
(U/D)
32bit
Pha A/B
32 bit
Thanh
Chung
ghi d
c
liu
cht
16bit(D)
T /ghi tp
tin
c bit
Thanh ghi m rng
16bit (R)
Thanh ghi tp tin m
rng 16bit (ER)
Thanh
V
ghi ch
S0->S9
Khng
S900->S999
S900->S999
T0->T62
T32->T62 (M8028 =ON)
T0->T199
T200->T245
T63
T246->T249
Khng
T250->T255
Khng
T256->T511
C0->C31
C16->C31
C0->C199
C16->C199
C100->C199
Khng
C200->C234
Khng
C220->C234
C235>C238
C235->C240
C241,C242
v C244
C241->C245
C246, C247
v C249
C246->C250
C251, C252
v C254
D0->D255
C251-> C255
D0->D7999
D128>D7999
D128->D255
D1000->D2499
D200->D7999
D1000->D7999
D8000->D8255
Khng
D8000->D8251
R0->R32767
Khng
V
ER0>ER32767
V0->V7
mc 16
bit
Z0->Z7
Dng vi
lnh
CALL/CJ
P0->P63
P0->P63
P0->P127
P0->P4095
(P)
I00
->I30
I00
Con tr P
v I
Ngt bi
ng vo
Cnh ln:
->I50
Cnh ln:
Cnh xung
Cnh xung
0
I6
Ngt bi
Timer
Khng
Ngt bi
Counter
S mc lng
khng
Thp
phn K
Hng s
Thp lc
phn H
->I8
:10->99ms
I010->I060
Dng du
chm
ng
S thc R
32bit:0,
1.175.10 38
3.403.10
Khng
Khng
32bit
38
Cc Moudle m rng
Lnh gi nh
LD (Load)
LDI(Load
Inverse)
Chc nng
Cng tc thng h
(NO):
Dng mu
Tc v logic bit
Cng tc thng
ng (NC):
Thit b
X,Y,M,S,T,C
S bc
1
X,Y,M,S,T,C
Tc v logic bit
Lnh OUT:
Lnh
OUT
Chc nng
iu khin cun
dy
Dng mu
Thit b
Y,M,S,T,C
S bc
Y,M:1
S,cun M chuyn dng :2
Tc v logic bit
T: 3
C(16bit):3
C(32bit):5
Chc nng
Ni tip cc cng tc
thng h (NO):
ANI(And
Inverse)
Ni tip cc cng tc
thng ng (NC):
Dng mu
Thit b
X,Y,M,S,T,C
S bc
1
X,Y,M,S,T,C
Thit b
X,Y,M,S,T,C
S bc
1
X,Y,M,S,T,C
Chc nng
Ni song song cc
cng tc thng h
(NO):
ORI(OR
Inverse)
Dng mu
Lnh Or Block.
Lnh gi nh
ORB(Or)
Chc nng
Ni song song
nhiu mch cc
cng tc thng h
(NO):
Dng mu
Thit b
Khng c
S bc
1
ORBI(OR
Block Inverse)
Ni song song
nhiu mch cng
tc thng ng
(NC):
Khng c
Thit b
Khng c
S bc
1
Chc nng
Ni tip mch song
song cc cng tc
thng h (NO):
Dng mu
MRD(read)
MPP(pop)
Chc nng
Dng mu
Lu kt qu
hin hnh ca
tc v trong
PC
c kt qu
hin hnh ca
tc v trong
PC
Ly ra (gi l
loi b) kt
qu lu.
Thit b
Khng c
S bc
chng trnh
1
Khng c
Khng c
Chc nng
Dng mu
Thit b
S
bc
chng
trnh
MC(Master
Control)
Ch ra im
bt u ca
mt
khi
iu khin
chnh(Master
Control
block)
Y,M (cho
php thm
cun M
chuyn
dng loi
NO) N ch
mc lng
(N0->N7)
N ch mc
lng (N0>N7),c
t li
MCR(Master Ch ra im
Control
kt thc ca
Reset)
mt
khi
iu khin
chnh.
SET(set)
RST( Reset)
Chc nng
Dng mu
Cc thit b
thay
i
trng thi t
of sang on
Cc thit b
thay
i
trng thi t
on sang of
Thit b
Y,M,S
S bc
chng
trnh
Y,M :1, S:2
D,V,Z:3
Y,M,S,D,V,Z
Lnh and Pulse, and Falling Pulse(xung cnh ln, xung cnh xung).
Lnh gi nh
ANP(And
Pulse)
Chc nng
Mc ni tip
vi cc thit
b.Khi c mt
xung cnh ln
th thit b
ng ra c
tc ng
Dng mu
Thit b
X,Y,M,S,T,C
S bc
chng trnh
2
ANF(And
Falling Pulse)
Mc ni tip
vi cc thit
b.. Khi c
mt
xung
cnh xung
th thit b
ng ra c
tc ng
X,Y,M,S,T,C
ORF(OR
Falling Pulse)
Chc nng
Dng mu
Mc song song
vi cc thit
b.Khi c mt
xung cnh ln
th thit b ng
ra c tc
ng
Mc song song
vi cc thit
b.. Khi c mt
xung
cnh
xung th thit
b ng ra c
tc ng
Thit b
X,Y,M,S,T,C
S bc
chng trnh
2
X,Y,M,S,T,C
Chc nng
Thi hnh cc
thit b b
nh thi v
b m.
Dng mu
Thit b
T,C
S bc
chng trnh
RST(Reset)
Reset b nh
th v b
m.
T,C
Lnh End.
Lnh gi nh
END
Chc nng
Kt thc mt
chng trnh
Dng mu
Thit b
Khng c
S bc
chng trnh
1