Professional Documents
Culture Documents
Share
More
Next Blog
Create Blog
Sign In
ASIC Verification
Hello Everyone, This is My first blog ever. I have created this blog to discuss about various topics in the field of ASIC. You'll find lot of useful information about verification. Keep visiting this site for more updates.
About Me Suresh I did my Master of Engineering in College of Engineering, Guindy Anna University in 2001-2002 and currently working as a ASIC Verification Engineer. View my complete profile
12/11/12
Tr = Receiver's time period Scenario 2: Consider the case of a FIFO where the 'Fw' is 100 MHz and 50 words are written into the FIFO in 100 clocks while the 'Fr' is 50 MHz and one word is read out every clock. In the worst case scenario, the 50 words are written into the FIFO as a burst in 500 ns. In the same time duration, the read side can read only 25 words out of the FIFO. The remaining 25 words are read out of the FIFO in the 50 idle write clocks. So the depth of the FIFO should be at least 28. (Three clock cycles are for synchronizer latency).
Verification (10) Verilog (8) Learn C (6) Timing (6) Synthesis (5) General (4) SOC (4) Specman (4) State Machine (4) DFT (3) RTL (3)
15 comments
FPGA (2) Gate level simulation (2) Low power (2) VHDL (2) VLSI (2) AMS (1)
Older Posts
CMOS (1) Clock divider (1) FIFO (1) Reset (1) Archives 2011 (2) 2008 (86) Sep (5) Aug (1) Jul (5) Jun (6) May (10) Apr (15) Guidelines for improving the performance of synthe... SOC Verification 3 Will we ever get a handle on SoC verification cost... SOC Verification 2 SOC Verification 1 Sequence Detector - Solution Sequence Detector Mod - 10 counter DAG
chipverification.blogspot.in/search/label/FIFO
12/11/12
Counter design using FSM FSM Problem Clock Tree Synthesis State Diagram Depth of the Asynchronous FIFO Functional Coverage vs Code Coverage Mar (27) Feb (17) BlogRoll Adventures in ASIC digital design ASIC Planet Cool Verification Digital Electronics Digital Verification Specman Verification Think Verification
pow ered by
chipverification.blogspot.in/search/label/FIFO 3/4
12/11/12
chipverification.blogspot.in/search/label/FIFO
4/4