Data Sheet

FEATURES
4-quadrant multiplication Low cost, 8-lead SOIC and PDIP packages Completeno external components required Laser-trimmed accuracy and stability Total error within 2% of full scale Differential high impedance X and Y inputs High impedance unity-gain summing input Laser-trimmed 10 V scaling reference
X1

Low Cost Analog Multiplier AD633

FUNCTIONAL BLOCK DIAGRAM
1
X2 A 1 10V Y1 Y2
00786-023

APPLICATIONS
Multiplication, division, squaring Modulation/demodulation, phase detection Voltage-controlled amplifiers/attenuators/filters

Figure 1.

GENERAL DESCRIPTION
The AD633 is a functionally complete, four-quadrant, analog multiplier. It includes high impedance, differential X and Y inputs, and a high impedance summing input (Z). The low impedance output voltage is a nominal 10 V full scale provided by a buried Zener. The AD633 is the first product to offer these features in modestly priced 8-lead PDIP and SOIC packages. The AD633 is laser calibrated to a guaranteed total accuracy of 2% of full scale. Nonlinearity for the Y input is typically less than 0.1% and noise referred to the output is typically less than 100 V rms in a 10 Hz to 10 kHz bandwidth. A 1 MHz bandwidth, 20 V/s slew rate, and the ability to drive capacitive loads make the AD633 useful in a wide variety of applications where simplicity and cost are key concerns. The versatility of the AD633 is not compromised by its simplicity. The Z input provides access to the output buffer amplifier, enabling the user to sum the outputs of two or more multipliers, increase the multiplier gain, convert the output voltage to a current, and configure a variety of applications. The AD633 is available in 8-lead PDIP and SOIC packages. It is specified to operate over the 0C to 70C commercial temperature range (J Grade) or the 40C to +85C industrial temperature range (A Grade).

PRODUCT HIGHLIGHTS
1. The AD633 is a complete four-quadrant multiplier offered in low cost 8-lead SOIC and PDIP packages. The result is a product that is cost effective and easy to apply. No external components or expensive user calibration are required to apply the AD633. Monolithic construction and laser calibration make the device stable and reliable. High (10 M) input resistances make signal source loading negligible. Power supply voltages can range from 8 V to 18 V. The internal scaling voltage is generated by a stable Zener diode; multiplier accuracy is essentially supply insensitive.

2. 3. 4. 5.

Rev. I
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 2012 Analog Devices, Inc. All rights reserved.

AD633 TABLE OF CONTENTS

Features .............................................................................................. 1 Applications ....................................................................................... 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Product Highlights ........................................................................... 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Absolute Maximum Ratings............................................................ 4 Thermal Resistance ...................................................................... 4 ESD Caution .................................................................................. 4 Pin Configurations and Function Descriptions ........................... 5 Typical Performance Characteristics ............................................. 6 Functional Description .................................................................... 7 Error Sources................................................................................. 7

Data Sheet
Applications Information .................................................................8 Multiplier Connections ................................................................8 Squaring and Frequency Doubling .............................................8 Generating Inverse Functions .....................................................8 Variable Scale Factor .....................................................................9 Current Output ..............................................................................9 Linear Amplitude Modulator ......................................................9 Voltage-Controlled, Low-Pass and High-Pass Filters...............9 Voltage-Controlled Quadrature Oscillator................................... 10 Automatic Gain Control (AGC) Amplifiers ........................... 10 Outline Dimensions ....................................................................... 14 Ordering Guide .......................................................................... 15

REVISION HISTORY
2/12Rev. H to Rev. I Changes to Figure 1 .......................................................................... 1 Changes to Figure 2 .......................................................................... 5 Changes to Generating Inverse Functions Section ...................... 8 Changes to Figure 15 ........................................................................ 9 Added Evaluation Board Section and Figure 23 to Figure 29, Renumbered Sequentially.............................................................. 12 Changes to Ordering Guide .......................................................... 15 4/11Rev. G to Rev. H Changes to Figure 1, Deleted Figure 2 ........................................... 1 Added Figure 2, Figure 3, Table 4, Table 5 .................................... 5 Deleted Figure 9, Renumbered Subsequent Figures .................... 6 Changes to Figure 15 ........................................................................ 9 4/10Rev. F to Rev. G Changes to Equation 1 ......................................................................6 Changes to Equation 5 and Figure 14 .............................................7 Changes to Figure 21.........................................................................9 10/09Rev. E to Rev. F Changes to Format ............................................................. Universal Changes to Figure 21.........................................................................9 Updated Outline Dimensions ....................................................... 11 Changes to Ordering Guide .......................................................... 12 10/02Rev. D to Rev. E Edits to Title of 8-Lead Plastic SOIC Package (RN-8) .................1 Edits to Ordering Guide ...................................................................2 Change to Figure 13 ..........................................................................7 Updated Outline Dimensions ..........................................................8

Rev. I | Page 2 of 16

Data Sheet SPECIFICATIONS

TA = 25C, VS = 15 V, RL 2 k. Table 1.
Parameter TRANSFER FUNCTION MULTIPLIER PERFORMANCE Total Error TMIN to TMAX Scale Voltage Error Supply Rejection Nonlinearity, X Nonlinearity, Y X Feedthrough Y Feedthrough Output Offset Voltage DYNAMICS Small Signal Bandwidth Slew Rate Settling Time to 1% OUTPUT NOISE Spectral Density Wideband Noise OUTPUT Output Voltage Swing Short Circuit Current INPUT AMPLIFIERS Signal Voltage Range Offset Voltage (X, Y) CMRR (X, Y) Bias Current (X, Y, Z) Differential Resistance POWER SUPPLY Supply Voltage Rated Performance Operating Range Supply Current
1

AD633

Conditions

Min

AD633J, AD633A Typ Max

W=

(X1 X2 )(Y1 Y2 )
10 V
1 3 0.25% 0.01 0.4 0.1 0.3 0.1 5 1 20 2 0.8 1 90

Unit

+Z

10 V X, Y +10 V SF = 10.00 V nominal VS = 14 V to 16 V X = 10 V, Y = +10 V Y = 10 V, X = +10 V Y nulled, X = 10 V X nulled, Y = 10 V

2 1

11 0.41 11 0.41 501

% full scale % full scale % full scale % full scale % full scale % full scale % full scale % full scale mV MHz V/s s V/Hz mV rms V rms V mA V V mV dB A M

VO = 0.1 V rms VO = 20 V p-p VO = 20 V

f = 10 Hz to 5 MHz f = 10 Hz to 10 kHz 111 RL = 0 Differential Common mode VCM = 10 V, f = 50 Hz 101 101 60

1

30

401

5 80 0.8 10

301 2.01

15 81 Quiescent 4 181 61

V V mA

This specification was tested on all production units at electrical test. Results from those tests are used to calculate outgoing quality levels. All minimum and maximum specifications are guaranteed; however, only this specification was tested on all production units.

Rev. I | Page 3 of 16

AD633 ABSOLUTE MAXIMUM RATINGS

Table 2.
Parameter Supply Voltage Internal Power Dissipation Input Voltages 1 Output Short-Circuit Duration Storage Temperature Range Operating Temperature Range AD633J AD633A Lead Temperature (Soldering, 60 sec) ESD Rating
1

Data Sheet
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Rating 18 V 500 mW 18 V Indefinite 65C to +150C 0C to 70C 40C to +85C 300C 1000 V

THERMAL RESISTANCE
JA is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. Table 3.
Package Type 8-Lead PDIP 8-Lead SOIC JA 90 155 Unit C/W C/W

For supply voltages less than 18 V, the absolute maximum input voltage is equal to the supply voltage.

ESD CAUTION

Rev. I | Page 4 of 16

Data Sheet PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

X1 1 1 X2 2 1 10V A 7 8 +VS
Y1 1 1 Y2 2 1 10V 1 7 X1 8 X2

AD633

Y1

VS

3 A 4

+VS

1 Y2 4 5 VS
Z 5 W

AD633JN/AD633AN
00786-001

AD633JR/AD633AR
W= (X1 X2)(Y1 Y2) 10V +Z
00786-002

W=

(X1 X2)(Y1 Y2) +Z 10V

Figure 2. 8-Lead PDIP

Figure 3. 8-Lead SOIC

Table 4. 8-Lead PDIP Pin Function Descriptions

Pin No. 1 2 3 4 5 6 7 8 Mnemonic X1 X2 Y1 Y2 VS Z W +VS Description X Multiplicand Noninverting Input X Multiplicand Inverting Input Y Multiplicand Noninverting Input Y Multiplicand Inverting Input Negative Supply Rail Summing Input Product Output Positive Supply Rail

Table 5. 8-Lead SOIC Pin Function Descriptions

Pin No. 1 2 3 4 5 6 7 8 Mnemonic Y1 Y2 VS Z W +VS X1 X2 Description Y Multiplicand Noninverting Input Y Multiplicand Inverting Input Negative Supply Rail Summing Input Product Output Positive Supply Rail X Multiplicand Noninverting Input X Multiplicand Inverting Input

Rev. I | Page 5 of 16

AD633 TYPICAL PERFORMANCE CHARACTERISTICS

0dB = 0.1V rms, RL = 2k 0 CL = 1000pF

Data Sheet
100 90 80
CL = 0dB

OUTPUT RESPONSE (dB)

10

CMRR (dB)

70 60 50 40 TYPICAL FOR X, Y INPUTS

20 NORMAL CONNECTION
00786-003

30 10k

100k 1M FREQUENCY (Hz)

10M

20 100

1k

10k FREQUENCY (Hz)

100k

1M

Figure 4. Frequency Response

700 1.5

Figure 7. CMRR vs. Frequency

600

NOISE SPECTRAL DENSITY (V/ Hz)

BIAS CURRENT (nA)

1.0

500

400

0.5

300
00786-004

200 60

40

20

20 40 60 80 TEMPERATURE (C)

100

120

140

0 10

100

1k FREQUENCY (Hz)

10k

100k

Figure 5. Input Bias Current vs. Temperature (X, Y, or Z Inputs)

14

Figure 8. Noise Spectral Density vs. Frequency

1k

PEAK POSITIVE OR NEGATIVE SIGNAL (V)

PEAK-TO-PEAK FEEDTHROUGH (mV)

12 OUTPUT, RL 2k 10 ALL INPUTS 8

Y-FEEDTHROUGH 100

X-FEEDTHROUGH 10

1
00786-008

6
00786-005

4 8 10 12 14 16 18 PEAK POSITIVE OR NEGATIVE SUPPLY (V)

20

0.1 10

100

1k

10k 100k FREQUENCY (Hz)

1M

10M

Figure 6. Input and Output Signal Ranges vs. Supply Voltages

Figure 9. AC Feedthrough vs. Frequency

Rev. I | Page 6 of 16

00786-007

00786-006

30

Data Sheet FUNCTIONAL DESCRIPTION

The AD633 is a low cost multiplier comprising a translinear core, a buried Zener reference, and a unity-gain connected output amplifier with an accessible summing node. Figure 1 shows the functional block diagram. The differential X and Y inputs are converted to differential currents by voltage-tocurrent converters. The product of these currents is generated by the multiplying core. A buried Zener reference provides an overall scale factor of 10 V. The sum of (X Y)/10 + Z is then applied to the output amplifier. The amplifier summing node Z allows the user to add two or more multiplier outputs, convert the output voltage to a current, and configure various analog computational functions. Inspection of the block diagram shows the overall transfer function is

AD633
ERROR SOURCES
Multiplier errors consist primarily of input and output offsets, scale factor error, and nonlinearity in the multiplying core. The input and output offsets can be eliminated by using the optional trim of Figure 10. This scheme reduces the net error to scale factor errors (gain error) and an irreducible nonlinearity component in the multiplying core. The X and Y nonlinearities are typically 0.4% and 0.1% of full scale, respectively. Scale factor error is typically 0.25% of full scale. The high impedance Z input should always reference the ground point of the driven system, particularly if it is remote. Likewise, the differential X and Y inputs should reference their respective grounds to realize the full accuracy of the AD633.
+VS

W=

(X1 X2 )(Y1 Y2 )
10 V

+Z

(1)

50k

300k 1k

50mV TO APPROPRIATE INPUT TERMINAL (FOR EXAMPLE, X2, Y2, Z)

00786-010

VS

Figure 10. Optional Offset Trim Configuration

Rev. I | Page 7 of 16

AD633 APPLICATIONS INFORMATION

The AD633 is well suited for such applications as modulation and demodulation, automatic gain control, power measurement, voltage-controlled amplifiers, and frequency doublers. These applications show the pin connections for the AD633JN (8-lead PDIP), which differs from the AD633JR (8-lead SOIC).
+15V 0.1F E R
1 2 3 4

Data Sheet

X1 X2 Y1 Y2

+VS 8 W 7 Z 6 R1 1k W= E2 10V

AD633JN

MULTIPLIER CONNECTIONS
Figure 11 shows the basic connections for multiplication. The X and Y inputs normally have their negative nodes grounded, but they are fully differential, and in many applications, the grounded inputs may be reversed (to facilitate interfacing with signals of a particular polarity while achieving some desired output polarity), or both may be driven.
+15V 0.1F X INPUT + +
1 2 3 4

VS 5 0.1F 15V

R2 3k
00786-013

Figure 13. Bounceless Frequency Doubler

At o = 1/CR, the X input leads the input signal by 45 (and is attenuated by 2), and the Y input lags the X input by 45 (and is also attenuated by 2). Because the X and Y inputs are 90 out of phase, the response of the circuit is (satisfying Equation 3)

X1 X2 Y1 Y2

+VS 8 W 7 Z 6 W= (X1 X2)(Y1 Y2) 10V +Z

00786-011

AD633JN

10 V

E sin 0 t 45 E sin 0t 45 2 2
(4)

Y INPUT

OPTIONAL SUMMING INPUT, Z 0.1F 15V

VS 5

E2 40 V sin 2 0 t

Figure 11. Basic Multiplier Connections

SQUARING AND FREQUENCY DOUBLING

As is shown in Figure 12, squaring of an input signal, E, is achieved simply by connecting the X and Y inputs in parallel to produce an output of E2/10 V. The input can have either polarity, but the output is positive. However, the output polarity can be reversed by interchanging the X or Y inputs. The Z input can be used to add a further signal to the output.
+15V 0.1F E
1 2 3 4

which has no dc component. Resistors R1 and R2 are included to restore the output amplitude to 10 V for an input amplitude of 10 V. The amplitude of the output is only a weak function of frequency; the output amplitude is 0.5% too low at = 0.9 0 and 0 = 1.1 0.

GENERATING INVERSE FUNCTIONS

Inverse functions of multiplication, such as division and square rooting, can be implemented by placing a multiplier in the feedback loop of an op amp. Figure 14 shows how to implement square rooting with the transfer function for the condition E < 0. The 1N4148 diode is required to prevent latchup, which can occur in such applications if the input were to change polarity, even momentarily.

X1 X2

+VS 8 W 7 Z 6 W= E2 10V

Y1 Y2

AD633JN

W 10E V
00786-012

(5)
10k +15V 0.1F
1

VS 5 0.1F 15V +15V

Figure 12. Connections for Squaring

X1 X2 Y1 Y2

+VS 8 W 7 1N4148 15V 0.1F

000786-014

When the input is a sine wave E sin t, this squarer behaves as a frequency doubler, because

E < 0V

10k

0.1F
2 7

2 3 4

AD711
3 4

AD633JN

Z 6

E sin t 2
10 V

E2 1 cos 2 t 20 V

VS 5

(2)
15V

0.1F

Equation 2 shows a dc term at the output that varies strongly with the amplitude of the input, E. This can be avoided using the connections shown in Figure 13, where an RC network is used to generate two signals whose product has no dc term. It uses the identity
cos sin 1 sin 2 2

W=

10V)E

Figure 14. Connections for Square Rooting

(3)
Rev. I | Page 8 of 16

Data Sheet
Likewise, Figure 15 shows how to implement a divider using a multiplier in a feedback loop. The transfer function for the divider is

AD633
This arrangement forms the basis of voltage-controlled integrators and oscillators as is shown later in this section. The transfer function of this circuit has the form

W = (10 V )

E EX
R 10k

(6)

IO =

1 ( X1 X2 )(Y1 Y2 ) R 10 V

(7)

LINEAR AMPLITUDE MODULATOR

+15V 0.1F +VS 8 W 7 Z 6 0.1F VS 5

+15V 0.1F EX E R 10k

2 7 1 2 6 3 4

X1 X2 Y1 Y2

AD633JN
AD711
4

0.1F

The AD633 can be used as a linear amplitude modulator with no external components. Figure 18 shows the circuit. The carrier and modulation inputs to the AD633 are multiplied to produce a double sideband signal. The carrier signal is fed forward to the Z input of the AD633 where it is summed with the double sideband signal to produce a double sideband with the carrier output.
+15V
00786-015

15V 15V W' = 10V E EX

MODULATION + INPUT EM CARRIER INPUT EC sin t X1 X2 Y1 Y2 +VS 8 W 7 Z 6 VS 5

0.1F
1 2 3 4

Figure 15. Connections for Division

W = 1+

VARIABLE SCALE FACTOR

In some instances, it may be desirable to use a scaling voltage other than 10 V. The connections shown in Figure 16 increase the gain of the system by the ratio (R1 + R2)/R1. This ratio is limited to 100 in practical applications. The summing input, S, can be used to add an additional signal to the output, or it can be grounded.
+15V 0.1F X INPUT + +
1 2 3 4

AD633JN

EM 10V

EC sin t

15V

Figure 18. Linear Amplitude Modulator

VOLTAGE-CONTROLLED, LOW-PASS AND HIGHPASS FILTERS

Figure 19 shows a single multiplier used to build a voltagecontrolled, low-pass filter. The voltage at Output A is a result of filtering, ES. The break frequency is modulated by EC, the control input. The break frequency, f2, equals

X1 X2 Y1 Y2

+VS 8 W 7 R1 R2 S Z 6 VS 5 0.1F
00786-016

W=

AD633JN
Y INPUT

(X1 X2)(Y1 Y2) R1 + R2 +S R1 10V 1k R1, R2 100k

f2 =

(20 V ) RC
dB

EC

(8)

15V

and the roll-off is 6 dB per octave. This output, which is at a high impedance point, may need to be buffered.
f2 f1
0 +15V 0.1F CONTROL INPUT EC SIGNAL INPUT ES
1 2 3 4

Figure 16. Connections for Variable Scale Factor

CURRENT OUTPUT
The voltage output of the AD633 can be converted to a current output by the addition of a resistor, R, between the W and Z pins of the AD633 as shown in Figure 17.
+15V 0.1F X INPUT + +
1 2 3 4

f
OUTPUT B

6dB/OCTAVE OUTPUT A

X1 X2 Y1 Y2

+VS 8 W 7 Z 6 VS 5 0.1F 15V 1 + T1P 1 + T2P R 1 OUTPUT A = 1 + T2P C 1 T1 = = RC W1 OUTPUT B = T2 = 1 W2 = 10 ECRC

AD633JN

X1 X2 Y1 Y2

+VS 8 R W 7 Z 6 VS 5
00786-017

AD633JN
Y INPUT

Figure 19. Voltage-Controlled, Low-Pass Filter

0.1F 15V

Figure 17. Current Output Connections

The voltage at Output B, the direct output of the AD633, has the same response up to frequency f1, the natural breakpoint of RC filter, and then levels off to a constant attenuation of f1/f2 = EC/10.

f1 =
Rev. I | Page 9 of 16

1 2 RC

(9)

00786-019

1 IO = R

(X1 X2)(Y1 Y2) 10V 1k R 100k

00786-018

0.1F

AD633
For example, if R = 8 k and C = 0.002 F, then Output A has a pole at frequencies from 100 Hz to 10 kHz for EC ranging from 100 mV to 10 V. Output B has an additional 0 at 10 kHz (and can be loaded because it is the low impedance output of the multiplier). The circuit can be changed to a high-pass filter Z interchanging the resistor and capacitor as shown in Figure 20.
dB

Data Sheet
EC, connected to the Y inputs, varies the integrator gains with a calibration of 100 Hz/V. The accuracy is limited by the Y input offsets. The practical tuning range of this circuit is 100:1. C2 (proportional to C1 and C3), R3, and R4 provide regenerative feedback to start and maintain oscillation. The diode bridge, D1 through D4 (1N914s), and Zener diode D5 provide economical temperature stabilization and amplitude stabilization at 8.5 V by degenerative damping. The output from the second integrator (10 V sin t) has the lowest distortion.

f1 f2
0 +15V 0.1F CONTROL INPUT EC SIGNAL INPUT ES
1 2 3 4

f
OUTPUT B +6dB/OCTAVE OUTPUT A OUTPUT B C OUTPUT A R
00786-020

X1 X2 Y1 Y2

+VS 8 W 7 Z 6 VS 5 0.1F 15V

AUTOMATIC GAIN CONTROL (AGC) AMPLIFIERS

Figure 22 shows an AGC circuit that uses an rms-to-dc converter to measure the amplitude of the output waveform. The AD633 and A1, of an AD712 dual op amp, form a voltage-controlled amplifier. The rms-to-dc converter, an AD736, measures the rms value of the output signal. Its output drives A2, an integrator/comparator whose output controls the gain of the voltage-controlled amplifier. The 1N4148 diode prevents the output of A2 from going negative. R8, a 50 k variable resistor, sets the output level of the circuit. Feedback around the loop forces the voltages at the inverting and noninverting inputs of A2 to be equal, thus the AGC.

AD633JN

Figure 20. Voltage-Controlled, High-Pass Filter

VOLTAGE-CONTROLLED QUADRATURE OSCILLATOR

Figure 21 shows two multipliers being used to form integrators with controllable time constants in second-order differential equation feedback loop. R2 and R5 provide controlled current output operation. The currents are integrated in capacitors C1 and C2, and the resulting voltages at high impedance are applied to the X inputs of the next AD633. The frequency control input,
D5 1N5236 D1 1N914 D2 1N914 D3 1N914

(10V) cos t D4 1N914 X1 X2 Y1 Y2 +VS 8 0.1F

2

+15V 0.1F +15V C2 0.01F R3 330k R5 16k 0.1F

4

R1 1k

R4 16k

W 7 Z 6 VS 5 0.1F

AD633JN
EC
3 4

R2 16k C1 0.01F

1 2 3

X1 X2 Y1 Y2

+VS 8 W 7 Z 6 VS 5

AD633JN

(10V) sin t

C3 0.01F EC 10V
00786-021

15V 15V f= = kHz

Figure 21. Voltage-Controlled Quadrature Oscillator

Rev. I | Page 10 of 16

Data Sheet
R2 1k R3 10k R4 10k +15V 0.1F +15V 0.1F
1 2
2 8

AD633
AGC THRESHOLD ADJUSTMENT

X1 X2 Y1 Y2

+VS 8 W 7 Z 6 VS 5
0.1F 15V C2 0.02F C3 0.2F R10 10k

1/2 AD712
3

C1 1F
1

AD633JN
E
3 4

R5 10k R6 1k
1 2 3

EOUT

A1

CC COMMON 8 VIN CF VS +VS 7 OUTPUT 6 CAV 5

+15V 0.1F

AD736

0.1F
4

15V C4 33F
6

A2 R9 10k 1N4148
7

1/2 AD712
4 5

+15V R8 50k OUTPUT LEVEL ADJUST

00786-022

0.1F

15V

Figure 22. Connections for Use in Automatic Gain Control Circuit

Rev. I | Page 11 of 16

AD633 EVALUATION BOARD

The evaluation board of the AD633 enables simple bench-top experimenting to be performed with easy control of the AD633. Built-in flexibility allows convenient configuration to accommodate most operating configurations. Figure 23 is a photograph of the AD633 evaluation board.

Data Sheet

Figure 24. Component Side Copper

Figure 23. AD633 Evaluation Board

Any dual-polarity power supply capable of providing 10 mA or greater is all that is required, in addition to whatever test equipment the user wishes to perform the intended tests. Referring to the schematic in Figure 30, inputs to the multiplier are differential and dc-coupled. Three-position slide switches enhance flexibility by enabling the multiplier inputs to be connected to an active signal source, to ground, or to a test loop connected directly to the device pin for direct measurements, such as bias current. Inputs may be connected single ended or differentially, but must have a dc path to ground for bias current. If an input sources impedance is non-zero, an equal value impedance must be connected to the opposite polarity input to avoid introducing additional offset voltage. The AD633-EVALZ can be configured for multiplier or divider operation by switch S1. Refer to Figure 15 for divider circuit connections. Figure 24 through Figure 27 are the signal, power, and groundplane artworks, and Figure 28 shows the component and circuit side silkscreen. Figure 29 shows the assembly.
00786-028

00786-024

Figure 25. Circuit Side Copper

Figure 26. Inner Layer Ground Plane

Rev. I | Page 12 of 16

00786-027

00786-026

Data Sheet

AD633

00786-029

Figure 27. Inner Layer Power Plane

Figure 29. AD633-EVALZ Assembly

Figure 28. Component Side Silk Screen

+V C5 10F 25V GND V C6 10F 25V G1 G2 G3 G4 G5 G6

+ + +V V

Y1_IN GND IN SEL_Y1

00786-030

FUNCT(1)

X2_TP IN SEL_X1

X2_IN GND

M TEST Y2_IN GND IN Y2_TP SEL_Y2 1 2 TEST VS C1 0.1F IN SEL_Z FUNCT(2) NOM_TP NUMERATOR NOTES 1. Z1 TO HAVE DUAL FOOTPRINT FOR SOLDER MOUNT OR THRUHOLE SOCKET. 3 4 Z_IN GND Z_TP D Y1 Y2 VS Z Z11 X2 X1 +VS W 8 7 6 Y1_TP

TEST X1_TP IN SEL_X2 X1_IN (DENOM) GND

AD633ARZ

TEST +V R1 100 3 7 C3 0.1F 6 2 4 C4 0.1F D M OUT_TP MULTIPLICATION: [(X1-X2)(Y1-Y2)/10V] + Z DIVISION: 10V (NUM/DENOM) FUNCT(3) OUT
00786-025

5 C2 0.1F R2 10k

TEST

R3 10k

Figure 30. Schematic of the AD633 Evaluation Board

Rev. I | Page 13 of 16

00786-031

AD633 OUTLINE DIMENSIONS

0.400 (10.16) 0.365 (9.27) 0.355 (9.02)
8 1 5

Data Sheet

0.280 (7.11) 0.250 (6.35) 0.240 (6.10)

0.100 (2.54) BSC 0.210 (5.33) MAX 0.150 (3.81) 0.130 (3.30) 0.115 (2.92) 0.022 (0.56) 0.018 (0.46) 0.014 (0.36) 0.070 (1.78) 0.060 (1.52) 0.045 (1.14) 0.015 (0.38) MIN SEATING PLANE 0.005 (0.13) MIN

0.325 (8.26) 0.310 (7.87) 0.300 (7.62) 0.060 (1.52) MAX 0.195 (4.95) 0.130 (3.30) 0.115 (2.92)

0.015 (0.38) GAUGE PLANE

0.014 (0.36) 0.010 (0.25) 0.008 (0.20) 0.430 (10.92) MAX

COMPLIANT TO JEDEC STANDARDS MS-001 CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 31. 8-Lead Plastic Dual-in-Line Package [PDIP] (N-8) Dimensions shown in inches and (millimeters)

5.00 (0.1968) 4.80 (0.1890)

5 4

4.00 (0.1574) 3.80 (0.1497)

6.20 (0.2441) 5.80 (0.2284)

1.27 (0.0500) BSC 0.25 (0.0098) 0.10 (0.0040) COPLANARITY 0.10 SEATING PLANE

1.75 (0.0688) 1.35 (0.0532)

0.50 (0.0196) 0.25 (0.0099) 8 0 0.25 (0.0098) 0.17 (0.0067) 1.27 (0.0500) 0.40 (0.0157)

45

0.51 (0.0201) 0.31 (0.0122)

COMPLIANT TO JEDEC STANDARDS MS-012-AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 32. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8) Dimensions shown in millimeters and (inches)

Rev. I | Page 14 of 16

012407-A

070606-A

Data Sheet
ORDERING GUIDE
Model 1 AD633ANZ AD633ARZ AD633ARZ-R7 AD633ARZ-RL AD633JN AD633JNZ AD633JR AD633JR-REEL AD633JR-REEL7 AD633JRZ AD633JRZ-R7 AD633JRZ-RL AD633-EVALZ
1

AD633
Temperature Range 40C to +85C 40C to +85C 40C to +85C 40C to +85C 0C to 70C 0C to 70C 0C to 70C 0C to 70C 0C to 70C 0C to 70C 0C to 70C 0C to 70C Package Description 8-Lead Plastic Dual-in-Line Package [PDIP] 8-Lead Standard Small Outline Package [SOIC_N] 8-Lead Standard Small Outline Package [SOIC_N], 7" Tape and Reel 8-Lead Standard Small Outline Package [SOIC_N], 13" Tape and Reel 8-Lead Plastic Dual-in-Line Package [PDIP] 8-Lead Plastic Dual-in-Line Package [PDIP] 8-Lead Standard Small Outline Package [SOIC_N] 8-Lead Standard Small Outline Package [SOIC_N], 13" Tape and Reel 8-Lead Standard Small Outline Package [SOIC_N], 7" Tape and Reel 8-Lead Standard Small Outline Package [SOIC_N] 8-Lead Standard Small Outline Package [SOIC_N], 7" Tape and Reel 8-Lead Standard Small Outline Package [SOIC_N], 13" Tape and Reel Evaluation Board Package Option N-8 R-8 R-8 R-8 N-8 N-8 R-8 R-8 R-8 R-8 R-8 R-8

Z = RoHS Compliant Part.

Rev. I | Page 15 of 16

AD633 NOTES

Data Sheet

2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00786-0-2/12(I)

Rev. I | Page 16 of 16