Chapter

28
Data Converter Fundamentals
Data convefiers (a circuit that changes analog signals to digital representations or viceversa) play an important roie in an e'er-increasing digital ,rorli. As more products perform calculations ia the digital or discrete time domain, rnore sophisticated data converters must translate the digital data to and from our inherently anaiog world. This chapter introduces concepts ofdata conversion and sampling which surround this useful circuit.

28.1 Analog Versus Discrete Time Signals

Analog-to-digital con'erters. also known as A,{Ds or ADCs, convert analog signals to discrete time or digital signals. Digital-to-analog converters (D/As or DACs) perform the reverse operation. Figure 28.1 illustrates these two operations.To understand the functionality of these data converters, it would be wise first io compare the characteristics ofanalog versus digital signals.

Anti-aliasing

Digital code

Smoothing

(b)

(c)

(d)

Figure 28.1 Signal characteristics caused by A/D and D/A conversion.

In Fig.28.1 rhe original anarog signal (a) is firtered by an anti-ariasing filter to remove any high-frequency components that may cause an effect known as aliasing (see Sec- 28.5). The signal is sampled and herd and then converred into a digital signal iu;. Next the DAC converts the digital signar back into an analog signar (cf wote that the output of the DAC is not as "smooth" as the original signal. A*loJ-pu., ntt". retums the analog signal back to its original form (plus phaie shift introduced irom the conversions)

932

CMOS Circuit Desig!, Layout' and Simulation

the conversion' This after eliminating the higher order signal components caused by signals' Whereas the digital exa-ple illustraltes the riain differences between analog and signal in (b) is digital the valued, infnite u.,ufoi ,ig.,uf in Fig. 28.1a is continuous and refers to a signal continuous-time term The qttantized discrete with respect to time and the signal has stated, Simpiy is unintemrpted. time to respeci with signal whose response lor which the signal exists. By referring a iontinuous value for the entire segment of time possess any value to the analog signal as infinite valued, we mean that the signal can peak amplitude the if 28.1a' in Fig. example, For between the parameters of the System. between value any be can signal -1 and I V analog +lV, the then of the sine wave was

(suchas0.47583g3848V).ofcourse,measuringallthevaluesbetween_1and1V
would require
a piece

of laboratory equipment with infinite precision'

to time. This means The digital signal, on the other hand, is discrete rvith respect A signal that is time' ol periods that the signal is a"fin"i for only certain or discrete analog signal) valued infiniteiy an to (as opposed quantized Jan oniy have certain values 1 b illustrates these qualities' 28' in Fig. illustrated signal period. The discrete io. "a"h

28.2 Converting Analog Signals to Digital Signals

we have already established the differences between analog and digital will illustrate porribl" to convert from an analog signal to a digital signal? An example
the process.

signals' How is it

and 50' F (Fig' where you live the temperature in the winter stays between 0o F cold, and you hot and readings, two only with thermometer a 28'2a). S..ppo,e you had leve1s quantization two wanted to record the weather pattems and plot the results. The can be correiated with the actual temperature as foliows:

If

0" F <T

<25?r

Temperature is recorded as cold

If25'F

< T < 50" F

Temperalure is recorded as hot

after one rveek' From FigYou take a measurement every day at noon and plot the results is not an accurate the-,weather of version your discretized that 28.2b, it is apparent rveather' actual the of representation

of readings to two per day. The -Eig. increase the number ihot, warm, .oot, uno colil and you levels represent four equal quantization ZA.la. The ,"ruit of this reading is s"en ln
bancis of temperature as seen below:

Nowsupposethatyoufindanotherthermometerrvithfourpossibletemperatures

If 0"F<T<12.5"F If 12.5'F<T<250F
If25"F<T<37.5'F rf 37.5" F<T<50'F

Temperature is recorded as cold Temperature is recorded as cool Temperature is recorded as wann Temperature is recorded as hot

the actual weather Here, the digital version of the weather still looks nothing like be apparent. The should signal analog an in digitizing issues pattern, but the criiical respect to time, and its actual weather pattem is the analog signal. It is continuous with F!). The accuracy of value can be between 0" F and SO. f (even 33.9638483920398439' taken and the samples of number the tt e olgitirea signal is dependent on two things:

Chapter 28 Data Converter Fundamentals

933

Mondav

Tuesday

Wednesday (a)

Thursday

Friday

U
Mondav
Tuesdav Wednesday

Thursday

Friday

(b)

Figure 28.2 (a) An analog signal representing rhe remperature where vou live and

t* j,5iTll'J,l"iffi :.,:il[:ffi 'f '"i:fl :'takingone

resolution, or number of quantization levels, of the converter. In our example, we need to increase both the number of samples and the resolution of thermometer.
Suppose that hnally we obtain a thermometer with 25 temperature readings and that we take a reading eight times per day. Each of the 25 quantization levels now represents a 2" F band of tmperature. From Fig. 28.3b, we can see that the digital version of the weather is approaching that of the actual anaiog signal. if we Lept increasing both sampling time and resolution, the difference between the analog and the digital signals would become negligible. This brings up another critical issue: how many sampies should one take in order to accurately represent the analog signal?

rainstorm swept through your town and caused a sharp If that storm had occurred between our sampling times, our experiment would not have shown the effects of the storm. C)ur sampling time was too slow to catch the change in the weather. If we had increased the number of samples, we would have recognized that something happened which caused
decrease in temperature before retuming to normal. the temperature to drop dramatically during that period.

Suppose

a sudden

934

CMOS Circuit Design, Layout, and Simulation

OI
d-d

bt
-o trU
O

-i: o

Monday

Tuesday

Wednesday (a)

Thursday

Friday

0)

o,

c)

Monday

Tuesday

Wednesday

Thursday

Friday

(b)

Figure 28.3 Digital representation of the temprature taking (a) two samples per. day with four quaniization levels and (b) nine samples per day with 25 quantization
levels.

As it tums out, the Nyquist Criterion defines how fast the sampling rate needs to to represent an analog signal accurately. This criterion requires that the sampiing rate is at least two times the highest frequency contained in the analog signal. In our example, we need to know how quickly the weather can change and then take samples twice as fast as that value. The Nyquist Criterion can be described as
be
' sanpling

tr

:) " IiMA,Y

(28. r )

where F"o.r,,nris the sampling frequency required to accurately represent the anaiog signal and F*ris the highest frequency of the sampled signal.

How much resolution should we use to represent the analog signal accurately? There is no absolute criterion for this specification. Each application will have its own requirements. In our weather example, if we were only interested in following general trends, then the 25 quantization levels would more than suffice. However, if we were interested in keeping an accurate record of the temperature to within 10.5" F, we would need to double the resolution to 50 quantization levels so that each quantization level would correspond to each degree +0.5" F (Fig- 28.4).

Chapter 28 Data Converter Fundamentals

935

r
o

1t

ii r:
aLJ

o
22

Figure 28.4 Quantization leve

28.3 Sample-and-Hold (S/H) Characteristics

Sampie-and-hold (S.&{) circuits are critical in converting analog signals to digitai signals. The behavior of the S/FI is anaiogous to that of a camera. Its main function is to ..take a picture" of the analog signal and hord its value until

both static (hold mode) ani dynamic (sample mode) circumstances. Thus, characterization of the S/H will be discussed in the context of these two categories- Figure 28.6 presents a summary of the major eoo., as.ociuted with a SA{ [1-5]. A discussion ofeach error follows.
Alalog signal

S/H circuits operare in

accuracy can be limited by the s.rFL Ideally, the S/fI circuit should have an output similar to that shown in Fig. 28.5a- Here, the analog signal is instantly captured and held until the next sampling period. However, a finite period of time is ."q,ri.ea for the sampling to occur' During the sampling pliod, the analog signar may continue to vary; thus, another type of circuit is called a track-and-hold, or T/t{. Here, the anatog signal is ..tracked,, during the time required fo sample the signai, as seen in Fig. 2g.5b'. It can be seen that

the ADC can process the rize the S,t{ circuit when performing data conversic;i. Ignoring this component can result in seriom error, for'both speed and
information.
.

It is important to characte

Analog signal

\
S/H ouQut

(a)
Figure 28.5 The output of(a) an ideal S/H circuit and (b)
a

&)
rrack-and-hold (T/H).

936

CMOS Circuit Design, Layout, and Simulation

Overshoot and settling time

S/H output

within specified
tolerance

DrooP
and feedthrough

,l'.
t'.

Pedestal error" Output slewing

Sample command
issued

K--Acquisition time ----)<_Hold command issued

Hold mode

-)

Figure 28.6 Typical errors associated wth an S/H'

Sample Mode

to track the Once the sampling cornmand has been issued, the time required for the S/F{ time' In the acquisition Ihe as is known tolerance specified analog signal^to ;ithin a value, maximum to its volts zero from vary would signal anaiog the worstlcas-e scenario, to the time required for the v^,,__-,. And the worst-case acquisition time would corespond ,'ulp|t,o transition from zeroio vrur.*r. Since most SIH circuits use amplifiers as buffers of the (as'seen in Fig. 28.7), it should u" oluiout that the acquisition will be a function very changes input the if that notice example, For specihcations. amplifier's oin quickly, then the output of the T/H could be limited by the amplifier's slew rate. The

u*ptift.."

correctly, and the phase margin is too small, then a large overshoot

will occur' A large the specified within to settle the S/H for time ling ser orre.shoJ requires a longei
ampliher's tolerance. The error tolerance at the output of the S/H also depends on the

stabilify

ls

also extremely critical.

If

the amplifier is not

compensated

offiet,gainerror{ideally,theS/Hshouldhaveagainofl)and"Iineariry(thegainofthe
S/H should notvary over the input voltage range)'

Figure 28.7 Track-and-hold circuit using an output buffer

Chapter 28 Data Converter Fundamental-"

937

Hold Mode once the hold command is issued, the S,iFI faces other errors. pedestal error occurs as a result of charge injection and clock feedthrough. part of the .h".g. up in the channel of the switch is distributed onto the capacitor,lhus srightly changing its voltage. Also, the clock couples onto the capacitor via overiap capacitaice tetwee"n ,t" g"t. and the source

ill;

by the drain of the switch. This diode leakage can be minimized by making the drain area as small as can be tolerated. Although the input impedance of the buffer amplifier is very large, ttre switctr has a finite oFF impedaace tbrough_which leakage o""u.. current cin arso leak through the substrate. The key to minimizing droop is "un increasing the value *-pr*g capacitor. The trade-off, however, is increased time that's required "irrr" the capacitor to charge to the value ofthe input signal. Aperture Error

related to the leakage ofcurrent flom the capacitor "un"i due to parasiti. ;-f.Jurr"", and to the leakage through the reverse-biased diode formed

or drain. Another error.that occurs during the hord mode is

i*op.

This error is

related to the frequency ofthe signal and that rhe worst-case aperture error occurs at the zero cross.ing. where dv/dt is the greatest. This assumes that the S/H circuit is capable of sampring both positive and negative voltages (bipolar). The amount of error that can be tolerated is directly related to the resolution ofihe conversion. Aperture error will be discussed again in Sec. 28.5 as it relates to the error in an ADC.

sright variations in the hold value wourd .es.trt, thus creating sampring error. Figure 2g.g illustrates this effect Note that the amount of aperture error is directly

As a result, if a periodic signal were being sampied repeatedly ut

A transient effect that introduces error occurs between the sarnpre and the hold modes. A finite amount of time, referred to as aperture time, is required to disconnect the capacitor from the analog input source. The aperture ti-. u"tuuiiy *.i-", ;;hily as a result of noise on the hold-control signal and ihe value of the input srgnat,silnc'th. ,*it.h *;l not turn off until the gate voltage becomes less than the valuE voltage less one threshold voltage drop. This effect is called "irrr.-hp.,, aperture uncertainty or aperture jitter.

tt" .u*" points,

--,ffijf-t",d-mode

control signal

Figure 28.8 Aperture error.

938

CMOS Circuit Design, Layout, and Simulation

Example 28.1 Find the maximum sampling error for a S/H circuit that is sampling a sinusoidal
input signal that could be described as

vw = AsinZnft
where 0.5 ns.

is 2

Y andf :

100 kHz. Assume that the aperture uncertainty is equal to

The sampling error due to the aperture uncertainty can be tfrought of as a slerv
rate such that

4 dt = 4osin2nfr dt
=2nfA= 4@orl dt'
and the maximum sampling error is

=2rufA cos2nrt

with maximum slewing occurring when the cosine term is equal io l. Therefore.

(2n.

100

kr{zx2

v)

Maximum Sampling
(0.5

Etor

dV(mar)

or

x i0-e s)(2rc'

100 kJIz)(Z V) = 0.628

mV

28.4 Digital-to-Analog Converter (DAC) Specifications

Probably the most popular digital-to-analog converter application is the digital audio compact disc player. Here digital information'/stored on the CD is converted into music via a high-precision DAC. Many characteristics define a DAC's performance. Each characteristic will be discussed before we look at the basic architectures in Ch. 29. This "top-down" approach allows a smoother transition from the data converter characteristics to the actual architectures, since most data converters have similar performance limitations. A discussion of some of the basic dehnitions associated with DACs follorvs. It should be noted that DACs and ADCs can use either voltage or current as their analog signal. For purposes of describing specifications, it rvill be ass'umed that the analog signal
is a voltage.
a DAC can be seen in Fig. 28.9. Here an N-bit digital word is voitage. Typically, the output of the DAC is a voltage that is analog mapped into a single some fraction of a reference voltage (or current), such that

A block diagram of

vour: FV*o

{28.2)

where vor. is the analog voltage output, Zou, is the reference voltage, and F is the fraction defined by the input word, D, that is i/ bits wide. The number of input combinations represented by the input word D is related to the number of bits in the word by Number of input

combinations:2il

(28.3)

A 4-bit DAC has atotal of

2a or 16 total input values. A converter with 4-bit resolution must be able to map a change in the analog output, which is equal to 1 part in 16. The maximum analog output voltage for any DAC is limited by the value of some reference voltage, YREF.If theinputisan,A/-bitword,thenthevalueof thefraction,F- canbe determined by,

Chapter 23 Data Converter Fundamentals

939

a_ *- *'
I':

Dn-t
Du-z
D2

*.=

-:

S>

Dt
Do

Figure 28.9 Block diagram of the digiral-to-analog converter

F=-q

2^'

{28.4)

Therefore, if a 3-bit DAC is being used, the input, D, is 100 the value of F is

4,0, and Yru, is 5 V, then

-100
v

238
;(5) o
L

(28.5)

and the analog voltage that appears at the output becomes, orn =

= 2.5 Y

(28.6)

I/*uo ; therefore, the graduated marks also represent F by Eq. (2g.2). Some importanr characteristics need to be discussed here. First, notice that the transfer curve is not continuous. since the input is a digital signal, which is inherently discrete, the inpur signal can only have eight values that must correspondingly pioduce eight output voltages. Ifa straight line connected each ofthe output values, in" .i"p" ofthe line wouid ideally be one incremenvinput code value. Also note that the maximum value of the output is 7/8. Since the case where D: 000 has to result in an analog voltage of 0 v, and a 3-bit DAC has eight possible analog output voltages, then the- analog output will increase from 0 V to only i 18 VRFF .

By plotting the input word, D, vrsus vour as D is incremented from 000 to 111, the tllnsfer curve seen in Fig. 28.10 would be generated. The y-axis has been normalized to

generated by the 3-bit DAC is

Again, using Eq. (28.2), this means that the maximum analog output that can be
voalr(max)

= 1 Varr
8

(28.1)

voltage, Vrr, and can be generalized to any N-bit DAC as

Thjs maximum analog ouput voltage that can be generated is known as full,scale

v,,=T

rruo

(28.8)

944

CMOS Circuit Design, Layout, and Simulation

vou
Vnrr

1t8
6t8
518

4t8 3/8 2/8

l/8
000 001 010

0i1

100 10i

ll0

111

input code, D

Digital

Figure 28.10 Ideal transfer curve for a 3-bit DAC.

The least signtficant bit (ISB) refers to the rightmost bit in the digital input word. The LSB defines the smallest possible change in the analog output voltage. The LSB wiil always be denoted as Dn. One LSB can be defined as (28.e) LSB=ry In the previous case of the 3-bit DAC, 1 LSB : 5/8 V, or 0.625 V- Generating an output

in multiples of A.625 V may not seem difficult, but

as the number

of bits increases, the

voitage value ofone LSB decreases for a fixed value of Youo.

The most signtficant bit (MSB) refers to the 1e{lmost trit of the digital rvord, D. ln 100 or D.prD* with D, being the MSB. Generalizing to the the previous example, N-bit DAC, the MSB would be denoted as D,-,. (Since the LSB is denoted as bit 0, the MSB is denoted as N-I.) Note that when discussing DACs, the MSB causes the output to

r:

change

by

112 V*uo.

When discussing data converters, the term resolution describes the smallest change in the analog output with respect to the value ofthe reference voltage, Zor,. This is slightly different from the definition of LSB in that resolution is typically given in
terms of bits and representsthe number ofunique output voltage levels,i.e.,2N.

Example 28.2
Find the resolution for a DAC if the output voltage is desired to change in increments while using a reference voltage of 5 V.
The DAC must resolve

mV

= 0.0002 or A.02Yo adjustability

Chapter 28 Data Converter Fundamentals

941

Therefore, the accuraqt required for 1 LSB change ovr a range of v*uois

W =# = o.ooor
and solving N for the resolution yields

(28.10)

ir=

rosz(ff

= e.2e big

which means that a 13-bitDAC wili be needed to produce the accuracy capabre generating I mVchanges in the output using a 5 V reference. I

of

Example 28.3

Find the number

accuracy, and the fulI-scale voltage generated for a 3-bit, 8-bit, and 16-bir DAC, assurning that V*rr: 5 Y.

of input combinations, values for 1 LSB, the percentage

Using Eqs. (28.3), (2S.s). (28.9), and (28.10), rve can generate rhe lollowing
information:

Resolution Input comtrinations I LSB

o/o

accuracy V^

8 I 16
The value of
256

0.625
19.5

mV

'

12.5 0.391
0.00153

4.375 V 4.985 V
4.9999

6s,536

76.291tY

V
a

16-bit converter is 76-3 pv (a factor of 256)l Increasing the resorution by 1 bit increases the accuracy by a factor of2. The precision re{uired to map the anarog signal at high resorutions is very difficult to achieve. w;;ill;*;;ln" some of these issues as we examine the limitations of the data converter inCh.29.

LSB for an g_bit converter is 19.5 mV, while

LSB for

Note that a data converter may have a resolution of g bits, where an LSB is mv as above, while having a much higher accuracy. For example, we could require the 8-6it data convrter above to have an accuracy of 0.r%. The higher accuracy results in a more ideal (linear) DAC. A typical specification fbr DAC accuracy is +% LSB for reasons discussed below- I
19'5
D

ffi rent ial No nl i ne ar il,,

As seen in the ideal DAC in Fig. 2g.r0, each adjacent output increment shourd be exactly one-eighth' Since the y-axis is normalized, the values for the increment heights will be unitless. However, the increment heights can be easily converted to volts by multiplying the height by v*, This corresponds to the idear increment corresponding to 0.625 v : 1 LSB (assuming Vur:5y).

- Nonideal components cause the anarog increments to differ from their ideal values' The difference between the ideal and ionideal values is known as differential nonlinearity, or DNL and is defined as
DNL,: Actual increment height of transition n -rdearincrement

height

(2s.il)

942

CMOS Circuit Design, Layout, and Simulation

where
output.

specification measures how well a DAC can generate uniform analog LSB multiples at its

r is

the number colresponding to the digital input transition. The DNL

Example 28.4 Determine the DNL for the 3-bit nonideal DAC whose transfer curve is shown in Fig. 28.1 1. Assume lhat Vrrr: 5 Y I

out

Vnm
8/8 7/8

<-<-* + e0.25

Ideal height

6/8 5/8 4/8

318 218

1.75 x Ideal height

x Ideal height

0.5xldealheight

1.5x Idealheight
Ideal height

1/8 0 000

001 010 01i

100

101 110 i11

input code. D

DiBital

Figure 28.11 Example of differential nonlinearity for a 3-bit DAC'

The actual increment heights are labeled with respect to the ideal increment height, which is 1 LSB, or l/8 of ffi. Notice that there is no increment corresponding to 000, since it is desirable to have zero olrtput voitage with a digitai input code of000. The increment height corresponding to 001, however, is equal to the corresponding height ofthe ideal case seen in Fig. 28.10; therefore, oNL, : 0. Similarly, DNL, is also zero since the increment associated with the transition at 010 is equal to the ideal height. Notice that the 011 increment, however, is not equal to the ideal curve but is 3/16, or 1.5 times the ideal height.

DNL, :1'5 LSB

- I LSB:0'5 LSB

Since we have already determined in Eq. (28.9) that for a 3-bit DAC, I LSB 0.625Y,we can convert the DNL, to volts as well' Therefore, DNL, 0'5 LSB 0.3125 V. However, it is popular to refer to DNL in terms of LSBs' The

: :

remainder of the digital output codes can be characteized as follows:

DNL4:

: - 0.5 LSB DNL5: 0.25 LSB - I LSB : - 0.75 LSB DNL6 : 1.75 LSB - I LSB:0.75 LSB DNL,:ILSB-ILSB:0
0.5 LSB

LSB

Chapter 28 Data Converter Fundamentals

943

If we were to plot the v4lue of DNL (in LSBs) versus the input digital code, Fig.28.12 would resylt'The DNi for.the entire converter used in this illustration is 10.75 LSB since,fhe overall error of the DAC is defined by its worst-case DNL.

I
.5

.25 0

-.25 -.15
-1

001 010 Oil

inpu't code, D

Disital

Figure 28.12 DNL curve for the nonideai 3-bir DAC.

Generally, a DAC will have less than +%LSB of DNL if it is to beN-bit accurate, A 5-bit DAC with 0.75 LSBs of DNL actually has the resolution of a 4-bit DAC. If the DNL for a DAC is less than -1 LSBs, then the DAC is said to be nonmonotonic. which means that the anaiog output voltage does not always increase as the digikl input code is incremented. A DAC shouid ahvays exhibit monotonicity if it is to function without error.

Integral Nonlinearity Another important static characteristic of DACs is called, integral nonlinearity (INL). Defined as the difference between the data converter output values and a reference straight line drawn through the first and last output values, INL defines the iineari4, of

the overall transfer curve and can be described as

INL,

Output value for input code

r - Output value of the reference line

at that

point

(28.12)

An illustration of this measurement is presented in Fig. 28.13. It is assumed that all other errors due to offset and gain (these will be discussed shortly) are zero. An example follows shortly.

It is common practice to assume that a converter with N-bit resolution will have less than !% LSB of DNL and INL. The term, % LSB, is a common term that typically denotes the maximum error of a data converter (both DACs and ADCs). For example, a
l3-bit DAC having greater than +Yz LSB of DNL or INL actually l2-bit DAC. The value of % LSB in volts is simply
0.5 z.sB has the resolution

of

vnrr
2N+r

(28.1 3)

944

CMOS Circuit Design, Layout, and Simulation

Reference line drawn through the end points

INL*t

Figure 28.13 Measuring the INL for a DAC transfer cuwe.

Example 28.5
Determine the

v_--:5v.

iNL for

the nonideal 3-bit DAC shown in Fig. 28.14. Assume that

First, a reference line is drawn through the first and last output values. The INL is zero for every code in which the output value lies on the reference line; therefore, NLr: INL,*: INL.: INL?:0. Only outputs coffesponding to 001,011, and 101 do not lie on the reference. Both the 001 and the 011 transitions ocsur %LSB higher than the straight-line values; therefore, NL, : NLr: 0.5 LSB. By the same reasoning, NL, : -0.75 LSB. Therefore, the INL for the DAC is considered to be its worst-case INL of +0.5 LSB and -0.75 LSB. The INL plot for the nonideal 3-bit DAC can be seen in Fig. 28.15. r
Vut Vner
8/8
718

Straight-l ine through

first and last output points

6/8
518

\ \.. \,,
a

4/8
318

0.5 LSB

,' a

'----.^ *0-75
'),

LSB

2/8
1/8 0

o-1 ,' I <-0.5LSB

000 001 010 011 100

l0l ll0 lll

a

Figure 28.14 Example of integral nonlinearity for

DAC.

Chapter 28 Data Converter Fundamentals

945

(LSB9
1

INL

.75
.5

.25 0

-.25
-.5
-1

001 010

input code. D

Digttal

Figure 28.15 INL cun.e for the nonideal 3_bit DAC.

should be noted that other methods are used to determine INL. One method compares the output values to the ideal refbrence line, regardless ol the positions of the first and last output values. If the DAC has an offset voliage or gain error, this will be included in the INL determination. Usualiy, the offset anA gain
separate specifi cations.

It

"rio..

u.. determined as

first and last output values. Ofset

Another method, described as the "best-fit" method, attempts to minimize the INL by constructing the reference line so that it passes as closely as possible to a majority of the output values. Although rhis method does minimiz" iir" rNr- error, it is a rather subjective method that is not as widely used as drawing the reference line through the

The anaiog output should be 0 V for D = 0. However, an offset exists if the analog output voltage is not equal to zero. This can be seen as a shift in the transfer curve as illustrated

amplifier except that it is nor referred to the input.

Gain Error

in Fig, 28.i6. This specification is similar to the offset voltage for an operational

A gain error exists if

the slope of the best-fit iine through the transfer curve is different from the slope of the best-fit line for the ideal case. Forthe DAC illustrated in Fig. 2g.17, the gain error becomes

Gain Latency

error: Ideal

slope

Actual slope

(28.14)

required to map the digital word to an analog value plus the settling time. It should be noted that settling time considerations are just as important for a OAC as they are for a S/[I or an operational amplifier.
S i gnal-to-N o is

changes to the time the analog output value has settled to within a specified tolerance. Latency should not be confused with settling time, since latency includes the delay

This specification defines the total time from the moment that the input digital word

Rat io

(SNR)

output.

Signal-to-noise (SNR) is defined as the ratio of the signal power ro the noise at the analog In amplifier applications, this specification is typically measured using i

I
CMOS Circuit Design, Layout, and Simu\ion

\ \

946

out

Vnrr
8/8
718 618

sl8
418

318 218

t/88, -*-'
0

Offset

000 001 010

0i1

input code, D

Digital

Figure 28.16 Illustration of offset error for

a 3-bit

DAC.

lrr*
8/8 7/8
618 518

4t8
318

2t8

l/8
0

000 001 010 011 100 101 110

ill
a

input code, D

Digital

Figure 28.1? Illustration of gain error for

3-bit DAC.

sinewave input. For the DAC, a

"digital" sinewave is generated through instrumentation

or tlnough an A,/D. The SNR can reveal the true resolution of a data converter as the effective number of bits can be quantified mathematically. A detailed derivation of the SNR is presented in Sec. 28.6, on the discussion of ADC specifications-

Chapter 28 Data Cobverter Fundamentals

947

Dynamic Range

Dyramic range is defined T ll.]*i: of the largest output signal over the smallest output signal' For both DACs and ADCs, the dynam; range is related to the resolution of the converter. For example, an. -i/-bit DAC can prodJce a maximurn or,p", or 2N _ | multiples of LSBs and a minimum value of i rSg. rn".ero.e, ih. a1,iu_i" range in decibels is simply aR =

2or-og(?)

= 6,02.N dB

(28. 1 5)

A l6-bit data converter

has a dynamic range

of 96.33 dB.

28'5 Analog-to-Digitat converter (ADc) specifications

Many of the specifications that describe the ADC are similar to those that describe the DAC- However, there are subtre difrerences. Since the DAC is converting a discrete signal.into an analog representation that is also limited by the resolution ottt converter, a fixed number of inputs.and outputs are generated. However, with the eoc, "tt input is an analog signal rvith an infinite number olvalues, " into an which then t u, to U" qruntized

component.

N-bit-digital word (Fig--2s.rs). This process is much more difficurt than the digital-to-analog process. In fact, n'uny aoc architectures use a DAC as a critical

MSB

Du'l
Dtt-z
Dz

;6
9's
r=r

IJ

Dt
Do

3Z'

LSB
Figure 2g.lg Block diagram ofthe anaiog_to_digital converter.

For example, in the previous discussion of DACs, it was determined that for a 16-bit DAC, the converter would need to generate output voltages in multiples of 76 pV. However, for the ADC, the converter n""J, to ."rolu.'diff"r"i3; ; ir,J signal of 76 pv. This means that the ADC must be abre "rr"g to detect changes in the input signal on the order of I part in 65,536r In contrast, the DAC had a finite ,,i-u", combinations (2'\). The ADC, however, has to "quanttze,, the "ii"p* infinite-valued anarog signal into many segments
so that

Number of quantization levels

: 2il

(2S.16)

This distinction is subtle but must be recognized to understand the differences between the two types of conversion.

i
\

948

and Sinl{ation CMOS Circuit Design, Layout'

output' Examine Fig' 28'19a' The digital

D' of an ideal' 3-bit ADC is plotted

been versustheanaloginput,u'"'Not"thedifferenceinthetransfercurvefortheADCversus digital output, and the x-axis has output rs the DAC [Fig.28.10).;'f,;';;;o''r";;;il; the and signal tig"rf is,a"continuous fact to normalized ro V*r. Si"..'ri""'iW"i ."rembles that of a staircase' Another discrete, the transfer .";;;itrrJiof to the digital output codes 0 to 7' qrtantizatton levels tot'"'ponA

observe is that the Thus. the maximum

,;?ffi'#;#;;i;a.,u

Z' 1)' corresponding to the value t"'i-i "iirt" ADC will be 111 (2N - causedbv the quantization' .or"rponds to the error

Analog inPut

(a)

100
011

\
Ideal steP width

010
001 VIN

000
I

Vnrr

Oo *l

vtN

(b)

?o {
-.5

Vrs

-1 for an ideal ADC and (b) its conesponding Figure 28.19 (a) Transfer curve quantization error'

.-

ThevalueoflLSBforthisADCcanbecalcuiatedusingEq.(28.9)andisthe the DAC) multipliedbv v&o ' (l/8) i"'eig. is.i't1u"r*, the height for ih"."fo.", assuming that /*t: 5 V' (28'17) I LSB : 0.62s v
ideal step width Quantization

Enor qul:tify

infinite Since the analog input is an ^vllued error, Q",is defined

value' an and the output is a discrete

enorwillbeproducedusa,e,..ltofthequantTation.Thiserror,knownasquantization the value of the ;;;ff;;;r;e between ,rr" u.*ur analog input and

"' It is calculated as outputfstaircase) given in voltage'

Q": ''*- Vuo'"*"

(28'18)

'i

Chapter 28 Data Convertdr Fundamentals

949

where the value of the staircase output, Vnoo*, caa be calculated by

vsrai,we =

!+!

= D . vrsn

(28.19)

where D is the value of the digital output code and vuu is the value of I LSB in volts, in this case 0.625 v. wecan also easilyconvertthe value of e"inunits of LSBs. In Fig. 28.19u Q" canbe generated by subtracting the value of the staircase fiom the dashed line. The result can be seen in Fig. 28.19b. A sawtooth waveform is formed centered abouttA LSBs. Ideally, the magnitude of Q" will be no greater than one LSB and no less than 0. It would be advantageous ifthe quantization error were centered about zero so that the error would be at most +% LSBs (as opposed to +ILSB). This is easily achieved as seen in Fig. 28.20a and b. Here, the entire transfer curve is shifted to the left by % LSB, thus making the codes centered around the LSB increments on the x-axis. This drawing illustrates that at best, an ideal ADC rvill have quantization error ol+% LSB.

Analog input

\
(a)
0tl
010 00r 000

Staircase shifted

0.5 LSB

by

Yff

Vnar

Q"'

(b)

30 -.5
,1
centered about zero.

VIN

Vncr

Figure 28.20 (a) Transfer curve for an ideal 3-bit ADC with (b) quantization error

wide as the ideal step width. The last code transition occurs when ff t jf {b.t*""n 6/8 and 7/8). Note that the step width corresponding to this last code transition is 1.5 times larger than the ideal width and that the quantization error extends up to I LSB when ff = l. However, the converter would be considered to be out of range once # > ]*Grum"ay between 7/8 and 8/8), so the problem is moor.
as

# -*

In shifting this curve to the left, notice that the first code transition occurs when Therefore, the range of ff for the digital output corresponding to 000 is half

950

Simulation CMOS Circuit Design, Layout' and

D iffe r ent i al N online ar itY

DifferentialnonlinearityforanADCissimilartothatdefinedforaDAC.However,for a nonideal converter between the actual code width of the ADc, DNL is the diiierence andtheidealcase.Yig',"-2s.ztillustratesthetransfercurveforanonideal3-bitADC.

;l;;;it;t

for the DNL can be solved as follows:

DNL:Actualstep\i/idth_Idealstepwidth{2;8.70)
SincethestepwidthscanbeconvertedtoeithervoltsforLSBs'DNL.canbedefined 1/8' Converting to volts' this becomes
using either units. The

";il;f

th" ideal

step

is

Videotst"p'i'1th=f,'Vnzr:0'625

/= l LSB

Q8'21)

(a)

100 011

010
001

vtN
718
I

000

Vner

Q"
5

VIN

(b)

a J

0
5
1

Vnzr

Ex' 28'4 with for a nonideal 3-bi ADC used in Fieure 28.21 (a) Transler curve

(b)quunututii"J"'"tili"itt"ri"gdilferentiatnonlinearity'

t:LTtfft'iAssume

thatVo"=5 v'

.zta,

catcutate

ADc. the differential nonlineariry of the 3-bit

the quantization error'

;;;;

Q'

in units of LSBg-

width of each calculated by examining the step The DNL of the converter can be is 7: LSB' then nansition 000 Sio"Jii" ia*ft*"p width of the digital output are equal to 011 and 001 with "o0". DNL.: 0. Also note trraiiie step *-iatnt associated remaining values and D|La.ar1 zero' However' the 1 LSB; therefore, both DNLr as iU" ideal vilue but can be calculated code widths are not

"q"uito

Chapter 28 Data Converter Fundamentals 951

DNLr:
DNL3

1.5 LSB

_ I LSB :0.5 LSB

0.5 LSB

I LSB :_0.5 LSB

DNL,:-0.5LSB DNL6:
DNL?
0.5 LSB 0 LSB (since the ideal step width is 1.5 LSB wide dt this code transition)

is 10.5 LSB. Note that to the DNL. DNL increases in either direction, tr-,"!r"rtir"tion eror worsens. Each ..tooth,, As the quantization error wavefo._ in ,froufa iO.ltty U. ,t same size.

The overali DNL for the converter used in this rhe quantization error ilrustrated

i" rlg. ia.iiu 'lustration is directly rerated

"

Missing Codes

lii?,o,'.,,i,J:; occur.

It is of interest to note the consequences of having a DN.L that is equai to _1 28'22 illus*ates an ADC for which trr" i.',,u..'itr,e totar widrh orir..t.p LSB. Figure corresponding to i01 is compretery missins, rhur, th;;ur;;;f ;;i;;;_i.i:;,;;lBc possessing a DNL that is equal ro -l LSC ir guu*nt."a'r"'#" i missing .o,l;. Nod thar width corresponding to 010 is z ises il il.tt vatue for 6Nr, o *i,isB. the step there is not a missine code correspo"o*c However, ,"'ol ,. .in.. the srep uidth of code 0li

n"'** DNi;";;;i,,,"" *, LSB is i; ot[ in f'rl1n.':1:3:"'.i' r mlsslng code, though " all probabili{ a missing
code will

Digital
oulput code, D

110
101

Missing code

l----'

100 011

010
001

000

vIN

t/8 2/8 3/8 4/8 5/8 6/8 7/8 8/8

Vnar

Figure 2g'22 Transfer curve for a nonideal 3-bit ADC with a missing code.

Integral Nonlineariry

for a DAC. Again, a..best_fit.. srraighr rine is drau,- throuBh th..nd;"i;;;'.rin. n^, and rast.oa" trui.ition, with INL being defined as the difference befween the )onverter code transition points straight line with and the errors set to

Integral nonrineariry tNL).is.defined simirarry to.that

"ri"rr*.

d;;-; zero.

952

CMOS Circuit Design, Layout, and Simulation

Example 28.7

inFig' 28'23a' Determine the INL for the ADC whose transfer curve is illustrated LSBs' of in units error' quantization the Draw V. 5 Q' Assume that V*r:

Straisht line throush 6nd transitions.

(a)

v1.v

U3

21,8 31,8 41,8 51,8 61,8 71,8 818

tl

Vmp

a
1'

(b)

a aa
rl

v1-\'

0
5
1

Varr

Figure28.23(a)Transfercuweofanonideal3.bitADCand(b)itsquantizationerror
illustrating INL.

By inspection, it can be

seen that a1l olthe transition points occur on^the best-fit tine except for the transitions associated lvith code 01 I and I 10. Therefore.

INL.: INL,: INLr: lNLo: INL': INLT:0

The INL corresponding to the remaining codes can be calculated as

NL,

318

5116

7116

or 0'5 LSB

similarly, INL6 can be calculated in the same manner and is found to be -0'5 INL LSB. TLus, thl overall INL for the converter is the maximum value of
corresponding to

t0'5 LSB.

Fig. The INL can also be determined by inspecting the quantization error in lies which error quantization the of magnitude the 28.23b. Here, the INL will be the point at which INL:0.5 iSB for digital output code 011, and that Q": -l LSIi at the output code corresponding to INL : -O.5 LSB for digital output code
110.

outsidethex%LSBbandofQ".|tcanbeseenthatQ"=lLSB,correspondingto

Chapter 28 Data Converter Fundamentals

953

Ofset and Gain Error

offset and gain error are identical to the DAC case. ofset error occutswhen there is a difference between the value ofthe first code transition and the ideal value of % LSBs. As seen in Fig. 28.24a' the offset error is a constant value. Note that the quantization error becomes ideal after.the initial offset voltage is overcome. Gain enor or scalefactor error, seen in Frg. 28.24b, is the difference in the slope of a straight line drawn through the transler characteristic and the srope of 1 of an ioeat eoc. caises of offset and gain error are discussed inCh.29, but it is important here to understand their overall effects on ADC transfer curves.

ottlput code
111 111

Digital

110
101

110
101

100 011

i00 0i1
010
001 2i8 3/8 1 /8 5/8 618 1t8

010

00i
000

Q"
2'
1.5 I
co ra .5

V^*
Offset

000
1/8 2i8

i,t

t^

rl

)l

r/t

l/8

4t8 518 6t8 I

t8

818

Vnt Vner

Q,
2 1.5

lttl

\)

I
V1

Vru
V

\l

.5

-.5
I

nrr

0 .5

Vw Vaw

-1

Figure 28.24 Transfer curve

'lustrating

(a) offset error and (b) gain error.

So far, we have examined only the DC characteristics of an ADC. However, examining the dynamic aspects of the converter wilr read to a whole new set of errors. Sampling is inherently a dynamic process since the ac,^oacy of the sample is dependent on the speed of the anarog signal. Many effbcts that occur during ru-ipring limit the overall performance of the converter.
Alias ing

As mentioned earlier in the. chapter. the Nyquist criterion requires that a signar be sampled at least fwo times the highest frequency contained in tire signal. what would happen if this criterion were ignored and tire sampling rate was u.toitty less than that amount? A phenornenon known as aliasing would occur.
Examine Fig. 28.25- Here, an analog signal is being sampled at a rate slower than the Nyquist criterion requires. As a resurt, it ippears that a totally different

signal (see

954

CMOS Circuit Desigrr, Layout, and Simulation

factual

alns

Figure 28'25 Aliasing caused by undersampling'

exampledashedline)isbeingsampled'Thedifferentfrequencysignalisan..alias',ofthe

;i;ilitigt"l,

and its frequencv can be calculated using

.

In^:fun,ntt k.f*^pt" \k= ...-2,-1,0,

"f"*r'"i'the

1,2,3"')

(28'22)

signal' wheref",,,o,is the tiequency of the analog signal' alias ofthe is the irequency

sampiing frequency' andf"""'

fiequencies that are greater than the analog signal before'rl*pirrg und..-o.ring"any filter the analog signal before to p.J.ti". good one_half the sampling ti.q""rr'. f, is that friiher orAer frequency components or noise sampling to eliminate ;;;il"*" could result in aliasing'

Aliasingcanbeeliminatedbybothsamplingathigherfrequenciesandbyfiitering

Afrequencydomainanalysismayfurtherillustratetheconceptsolaliasing. tie sampling ftmction (represented by a unit Figure 2g.26 shows the analog signal , signal in Uotn it't"1ime and fiequency domains' impulse train) and tir" r"rrit*g-tu*-pf.i TheanalogsignalirrFig.2S.26aisrepresentedasasimpleband-iimitedsignalwith contained within the frequency
center frequency,l.

tu,riion is shown in both the time and range shown. In Fig. iS"ii{:tl^r" sampling at Jimply represents the actio:r of sampling frequency domain' fn" t"-pii"g functi.n similar is function sampling the of domain version discrete points in time. The ir.qrin.v
toitstimedomaincounterpart'exceptthatthex.axisisnowrepresentedas/:1/Z.Since signal shown inFig' 28'26c
each of the impulses rru, u',ruiu.

ff iJ'i*pfy *"uttill'h:

signal is

of the analog signal at each discrete is the impulse f.rrr.tion Lirftffi.A Uyifr. Tlpl.itude the time domain is equivalent to in point in time. Rememb;;; il multiplication

of

1, the resulting sampled

convolutioninthefiequencydomain'wenotethatthefrequencydomainrepresentation of multiple versions of the

of the sampled signal

l-a-fmit"a
Note

overall signal consisis frequency' sampling the of signal at multiples

l;;;;ir il; il

the in Fig.2s.26bthat as the sampling time increases, closely spaced' This more become dJmain frequenry the in decreases and the irrp"ir", as the multiple versions of the results in zg.z6d, *ii.i, ittu*t ates the aliasing

sampling frequency

Chapter 28 Data Converter Fundamentals

955

Time domain

Frequency domain

Analog

signal

'frrlf '"''l'-\-r-lv

Rot

'o

Sampling function

H(ot)

(b)

Overall signal
(c)

"h'l*'

F(ro)

*7761

-2t

-fs

Aliasing (d)

,rR\tv,r
Aliasing

Figure 28.26 Illustration of aliasing in the tine and frequency domain. (a.y The analog signal; (b) the sampling tunciion: to tt e o, eraItlr:e;ii, urb'qrr a's r";'ijj \u/ 4lr4bruE in the frequency domain. ' ' "ii:iil,;

overlap is called the fo I ding frequency.

band-limited signal begin to overiap. one could also filter the signal .,post-sampling,,and eliminate the frequencies for which overrap occurs. the poirt at which the

spectra

to,increase only the samprin frequency to elimiiate the aliasing effects of the noise would.be practicar impossiu;tity,- not io .n"n,r* u costry one. .a However, simply filtering tlre input signar and the sampled signal adds delays to the overall conversion and increases the eGnse of the circuit. It is best to use a combination of the two to minimize the problem most efficiently.

earrier, the solutions to aliasing are higher sampring frequency and filtering' Focusing on just one of the solutions may worsen the sif*ation fbr several reasons. Some noise signals are wide band, which -"un, ,tua-ffi have a large bandwidth. Aftempting

As mentioned

956

CMOS Circuit Design, Layout, and Simulation

Signal-to-Noise Ratio

Sienal-to-noise(SNR)ratiosofADCsrepresent.thevalueofthelargestRMSinputsignal oitne noise. Typically given in dB' the expression inio the converter over th;"RI;S uatue
for SNR is

sNR=2oloefffil
t"d;;;;lZ
lot
V

(?
(28.24)

to the sinewave with a peak.to Pcak+e'u,,lual If it is assumed that the input signai is a becomes u'^*' converter' then the RMS value
full-scale reference
vln\nNt . 6 L',1 L
2N lV tss\ ,rp -'-----:^> La'l.l

whereZ,,."isthevoltagevalueoflLSB.Thevalueofthenoise(ifthedataconverterlS (in RMS value of the error signal' Q'

lhl considered to be ideal) *iiil" "q"i"a'!ent value of p' can be calculated to be volts), shown in fig' Z8'ZOU' itt"nft4S
to

ri vtr Qenus=l Iv

.(vrss\:dvtss)" -o.svtsn tf::,:: -l =i25s

2x(

=Hz
'l
I

(28'25)

values' ADC will be the ratio of these two RMS Therefore, the SNR for the ideal
/rsr)
.SNR

= 20.Loe

tE

(28.26)

as simply which can be written in terms of N

V e3\lS

of the ADC' For one relating SNR to the resolution Equation (25-27) is. an important of (6'02)(16) + SNR an have will design a circuit that converslon,
16_bit data

st/R = 20NLo g(2)

2ALog{u

zor',g(?

Ji

) = 6'02N +

6 (28'2',7 )
"7

1'76:98.08dB!Equation(2s.21)canalsobeusedincalculatingthesignallo-noiseplus we cannot use a Since the output data is digitait distortion ratio, alsot""*), ., sNDR. Fotrrier Discrete a ratio but musi instead use spectrum analyzer to calculate this domain'

";;;;i

1r"^f"* (DiT)

andexamine the data in the digital

AnotherusefuiapplicationofEq.(28.27)isthedeterminationoieflectivenumber a 16-bit ADC SNR or SNDR' For example' if of bits given a system'with a known yieldedanSNDRorcsoB,tt'entheeffectiveresolutionoftheconverterwouldbe

^/_

88

- 1.76 6.02

14.32 bits

(28.28)

andtheADCwouldbeproducingtheresolutionequivalenttothatofal4-bitconveder'
Aperture Error

TheapertureerrordescribedinSec.2s.3(SiH)shouldberelatedtotheerrorsassociated error the aperture error resulted in sampling with the ADc. ln tt. p.""i"", discussion, relate can we discussed' been have noC (Fig. 28.8). However, with "t'utu"teristics "t;';; that tl" -1*itll,errors associated tnow *t sin"" AD6: # to error
the sampling

anADCarerelatedto%LSB,wecanassumethatthemaximumsamplingerror t/'zLSB' can be no larger than associated with the aperh'; uncertainty

Chapter 28 Data Converter Fundamentals

957

Example 28.8
Find the maximum resolution of an ADC which can use the SA{ described in Ex. 28.1 while maintaining a sampling error less tn.* Z I.Sg. error produced by the given ^reiate apertwe uncertainty'was 0.62g mv, we can this value ,o th"--rrigrr"* -i resolution of an ADC by assuming that 0.62g mV will b" l;;-th", e'quat f, LSB. ]k:ref,ore,
0.628 mV< .5 LSB

Since it was determined

,h*

jt

maximum sampling

vrcr

2N+t

5 2N+l

or
2N*1

< 7961.g

which. soh.ing for N ilimited ro an integer), yields a maximum resolution of 1i bit.s. t

28.6 Mixed-signal Layout lssues

Naturally, analog ICs are more sensitive to noise than digital ICs. For any analog design to be successtul, caretui attentionmust be;"t;;;^hy;ru;:ril;i;r,, in a digital environment. Sensitive digital and analog by digital signals, separate routing channels must Le piorrio"a ro. each type of i,"*XTittto
noise sources. Grounding und

te protected and shielded fiom po*.. rrppty .o'riing must arso be consideredany potential when using circuitry on ih" ,u*" ,uurtrut.. sin"" a majoriry of ADCs use switches

anaiog nodes must

t:ryI.t*]'y

each succeeding step. The successfur

should aiwavs be considered foremost. ,i seen in Fig' 28'27' The lowest issues

Techniques used to increase the success of mixed-signal designs vary in and priority. Strategies regarding the systemwide minimization
modeled as are to,rnoltionut and must be considered before

*ir.?-rignai

rayout;il;;;;;e
will

of

noise

effect of the digitzfl switching on the unufog .i..l,i?r.

.irJ-rfinur

design

always minimize the

considerations Shielding Guard rings

Interconnect

Intercomect level

I
I

Fully differential design / Matching

Power supply and grounding issues

Device level

A
I
I

Floorplanning

System level

Figure 28.27 Mixed-signal layout strategy

958

CMOS Circuit Design, Layout, and Simulation

Floorplanning
can greatly The placement of sensitive analog components

affectlcircuit's performance'

,/

Many issues must be "-ria"i"a. tn Oesigning regardingthe..floorplan''ot.r'.circuitryst,o,,tauethorouglganalyzedwellbeforethe

layout is to begin.

mixed-/lgnal system' strategies

Theanalogcircuitryshouldbecategorizedbythesensitivityaftheanalogsignal high-impedance nodes typically associated to noise. For example, i; i";.i signals o"r nodis. These. signals should be closely with input signals ur. .onriA...d toie sensitive

guardedandshielded,"'p."i"rrvfromdigitaloutputbuffers.High-swing"'il"c.1i::]:: the senstttve

such as comparators anJ'outpoifuffer analog and the digital circuitry'

amplifiers should be placed between

by speed and function' Obviously' The digital circuitry should also be categorized

sincedigitaloutputbuffersareusuallydesignedtodrivecapaciiiveloadsatveryhigh iensitive analog signals. Next, the high and rates, they should be t.pt iu.trr.rt from_the the insensitive analog and the output lower speed dlgital sho';J be placed between thal' the
can be seen in Fig' 28'28 [6]' Notice buffers. An example of this type of strategy and that the possiiie from the digital output btffirs sensitive analog i, o, ii'-o."y os offensive digital circuitry. a*nalog circuitry i, n"it to the least

i.urt ,.n*itiu.

Figure 28'28 Example of a mixed-signal floorplan [6]'

Power SuPPIY and Grounding Issues

on the same die, danger exists of whenever analog and digital circuit reside together analog circuitry through the power fr"om the offi tyrt.. ro^ the s;sitive i":..ii"g ""ire intercoupling can be minimized by carefully supply and ground connectlons. ivluch of the gr"".a are supplied to both the analog and digital circuits'
considering how power
the same routing to a single pad In Fig' 28.28a analog and digital circuitry share the small' nonnegligible represent RD' for power and ground. ftt! ltittJtt, R/r and represent the

""d

resistance

of the interconnect to

the- pad.

rn"

ittau"1o.s,

Ifl Td trrr,

inductanceofthebondingwirewhichconnectsthepadstothepinonthe'cadframe.

Chapter 28 Data Converter Fundamentals

959

H*::,t:r*r

Since digital circuitry is typified by high amounts of transient currents due to switching, a small amount of resisrance associated with the interconnect .".ui, in significant voltage spikes. Low-level "uo signals ; ;;D, sensitive to such inter{brence, _analog thus resulting in a contaminated analog r!.t"-. aooirr". significant can occur due to the inductance of. the bondinq wire. sin.. tt. voltage""r,rg"-riit" across the inductor is proportional to the chang'iocurrent through it, voltage spikes equating to hundreds of result! Botir ofthese,"ils;;?f.;;s are true ior bothihe p;w", und ground

Pin

Lat

Analog circuitry

Digital circuitry
Pin

Lst Analog circuitry

4,:

Digital circuitry

R,o

Figure 2g'2g power and ground connection examples, (a) poor noise immunify and (b) befter noise immunity, and (c)
to achieve even befter immunity.

,i;"g.r.pJ."[

;;;;;;;;

ground pins

one way to reduce the interference, seen inFig.2g.29b. is to prohibit the analog and digital circuit from sharing the same interconnect. The routing for the supply and ground for both the analog and digital sections are provided separately. Although this eliminates the parasitic resistance due to the common interconnect, there is still a common inductance due to the bonding wire which causes interference.
Another method that minimizes interference even more than the previous case is usi,ng separate pads o,na the anarog and thi digitar circuits )i^, are completery decoupred. The current through the analog interconnect is much less abrupt than the digital; thus, the unutog now has a ..quiet,,power and ground. However, this technique depends on ,,it "i..uiif .itru pin. and pads are available for this "ttr..
seen

in Fig. 28.29c. By

960

CMOS Circuit Design, Layout, and Simulation

pins.are then co$cgted extemally' It is not use. The separate power supply and ground beciuse if ba'li-'fipes of ctibails are not powered wise to use trvo ,rporor" po*'i "pplr"' up simultaneously, latch-up could easily

result'

associated with the analog In cases presented in Fig. 28.29b and c, the resistance by making the power supply and ground connection to ground or-rrppif ,o" be reduce'd resistance of the metal run, thus bus as wide as feasible. Thi* ..d.r"., the overall

decreasingthevoltagespikesthatoccuracrosstheresistor'Theinductoritselfis with careful planning. Since the impossible to eliminate, irr""gt it can be minimized frame, one
i"'rrgrf,

pad to the lead bonding wire deiends onthe distance from the closest to the die for p.ins "irrr. by reserving could recluce the elJect'rj rn" *ir" inductance again, illustrates the This, grouncr. and sensitive connections ,urh o, anarog suppry importance o I fl oorPlanning' Ful ly D ffer ent ial D
es

ign

earlier, Fig. 28'30. The noise Fully differential operational amplifiers were discussed the parasitic stray

coupled through soufces represent the noise r.om algitat circuitry the differential amplifiers' then the into injected ire noise capacitors. If equal amor,rrts of will eliminate most or all of the noise' common-mode rejectioninherent in the anr-plifiers amplifiers' meaning that matching the This, of course, depends-on the symmetry of the enviranment, in the amplifier becomes crucial. Therefore, in a mixed-signal

trunrlrtor. layouttechniquesshouldbeusedtoimprovematchingsttchascommon-centroidand
int erdigi t ated techn i qtres.

Noise source

Noise source

Stray C

parasitic coupling to nolse sources' Figure 28.30 Differential output op-amps showing

Guard Rings
mixed-signal environment- circuits that Guard rings should be used wisely throughout a well (if possible) with guard rings separate a in placed pro""., ,"i"ri ive signals should be of an n-well (only) process, the n-type attached to the analog WD supply.In the case attached to analog ground placed around devices outside the well should have guard rings guard rings attached to ,r,"*, bigi,ur circuits ,h"rlt t" ptaJea in their own well with also help minimize devices digital digital VDD.Cuura.ing, fia".a uroonA F ryhl*d devices' digital the from thl amount of noise transmitted

Chapter 28 Data Converter Fundamentals

961

Shielding
techniques exist which can shield sensitive, low-level analog signars from noise resulting from digital swirching. A shield can take the form of a layer tied to analog ground placed between two other layers, or it can be a barrier between two signals running in parallel.

A number of

If at all possible, one shourd avoid crossing sensitive anarog signars, such low-le.vel 's ,analog input signars, -with any digitar signals. The parasitic capacitance coupling the two signal rines can be as much as-a coupG of ff, depending on the process. If itcannot be avoided then attempt to carry the digital signal usirig tt t-ip tuy.. of metal (such as metal2). If the analog signal is an input " tiLety signal, then it wili-most l" carried by the poly layer (or a lower lever of metal). A strip of metart cun u" pra"ea between the two layers and connected to analog ground (see Fig. 2g.3 1).

<Top view

Metail shield (tied to analog ground)

E
_

<--

Digital signal

I <_-

Analog signal

Metal2
Metall
Insulator

Polyl

Insulator

Figure 28.31 Shielding a ryyi.tw9 analog signal from a digital signal crossover using a metal 1 shield laver.

shourd be avoided is running interconnect conraining sensitive analog signals parailer and adjacent to any interconnect carrying digitar signals' Coupling occurs due to the parasitic capacitance between the lines. If this situation cannot be avoided, then an additional line connected to analog ground should be placed between the two as seen in Fig. 2g.32. This method can also be used to .s.igna,ls, partition the analog and digital sections of the c-hip.

Another situation that

In addition, the n-welr can be used as a bottom-plate shield to protect analog signals from substrate noise. poly resistors (or capacitois) used for sensitive analog signals can be shielded by placing an n-well beneaththe component, una the well to analogVDD. "o.rn."ting

./

962

CMOS Circuit Dfiign, Layout, and Simulation

To analog circuitrY

To digital circuitry

To an alog ground

Figure28.32Usingadummymetalstriptoprovideshieldingtotwoparallelsignals.
ther Interconnec t C ons ider at ions

Finally,someotherlayoutstrategieswillincrementallyimprovetheperformanceofthe these suggestions

strategies aie not followed, analog circuitry. However, if thJprevious minim[z,e the lengths of cun'ent will be useless. vy'hen routing the analog circuitty,voltage drop across the path due to the amount of carrying paths. This will ,i*piy."d._r." very liberally whenever used be metall or metai2 *ri;;.;. contacts should also the "ri"ri,rs path, but it also improves the in tri"rs. Not o"lf Jo", tt i, minimize resistance paths ' Not only is signal carrying current route fabrication reiiablity. Avoid using poly to the additional contact resistance required to the poly higher in ..*irtuol" uuirr., urrt also is made wider to lower the resistance' If the change layers wili not ue insign;ircant. -lo.lv addled to the node. {Ise poly to route only

additional parasitic REFERENCES

.upu.ii-#. will be

no clffrent'-. high-impeiance gate nodes that cany virtually

tll 12) t3l l4l t5l t6l

Academic Press' 1991' M. J. Demler, High-Speed Analog-to-Digital Conversion' Design' IEEE Press' 1995' B. Razavi, Principles of Data Conversion System WSI Design Teehniques for Analog R. L. Geiger, P. E. Allen, and N' R' Strader' Co'' 1990' and Digiil Circuits,McGraw-Hill Publishing Handbook'Prentice-Hall Publishing' D. H. Sheingo ld, Analog-Digital Conversion
1986.

the Performance of S/H' A/D K. Tewksbury, et al', "Terminology Related to andD/ACircuits,,,IEEETransactionsonCircuitsandSystems,CAS-25,vol.

S.

julY I 978' CAS-25, PP. 419426,

Y.

Introduction,McGraw-Hill Publishing Co'' 1996'

and Technologt: An Tsividis' Mixed Analog-Digital VLSI Devices

\.

Chapter 28 Data Converter Fundamentals

963

PROBLEMS

28.1

required?

Determine the number of quantization levels needed if one wanted to make a digital thermometer that was capable of measuring temperatues to within 0.1 oC 0c. what resolution accuracy over a range from of ADC would be -50 "c to 1 50

28-2 28.3

using the same thermometer as above, what sampling rate, in samples per second, would be required if the temperature displayed a frequency of 15.:sin(0.0 l.2'tt)?
Determine tire maximum <iroop allorved in an S,/FI used in a l6-bit ADC assuming that all other aspects of both the SAI and ADC are ideal. Assume 5 y.

vr:

28-4 An S/H circuit

settles to within 1 percent of its final value at 5 ps. what is the maximum resolution and speed with rvhich an ADC can use this data assuming that the ADC is ideal?

28.5 A

digitally programmable signal generator uses a 14-bit DAC with a lO-volt to generate a DC output voltage. what is the smallest incremental change at the output that can occur? what is the DAC,s full-scale value? what is
reference its accuracy?

28.6

Determine the maximum DNL

resolution of the DAC having this characteristic?

(in LSBs) for a 3-bit DAC, which has the following characteristics. Does the DAC have 3-bit accuracy? Iinot, what is the
Digital Input
000
001

Voltage Output OV
0.625 V
1.5625

010
011 100
101

2.0v
2.5

3.125 V 3.4375 V
4.3',/ 5

110
111

28.7 Repeat Problem 28.6 calculating the INL (in LSBs). 28.8 A DAC has a reference voltage of 1,000 v, and its maximum 28.9

mV. What is t}te maximum resolution of the converter assuming that all the other characteristics ofthe converter are ideal?
Determine the INL and DNL for a DAC that has a transfer curve shown in Fig.

INL

measures 2.5

28.33.

28.10 A DAC

has a full-scale voltage of 4.97 v using a 5 v reference, and its minimum output voltage is limited by the value of one LSB. Determine the resolution and dlmamic range of the converter.

964

CMOS Circuit Design, Layout, and Simulatton

vour Vnrr
8/8
'7

18

1/3 LSB
618

5i8 4t8
3/8
218

-'-'-

o - - - lli2 LSB - - -lli2LSB

oF.D'q".1t' " o6o obr oio oir tbo rbr rio rir

inputcode'D

28'9 Figure 28'33 Transfer curves for Problem

28.llProvethattheRMSvalueofthequantizationnoiseshowninFig.28.20bisas
stated in Eq. (28'26)'

2S.l2AnADChasastatedSNRof94dB'Determinetheeffectivenumberofbitsof
resolution of the converter'
disadvantages ofeach'

2g.13 Discuss the methods used

to

prevent aliasing and

the

advantages and