DP4X Training

September 2006 (ver v)
HITACHI PROJECTION TELEVISION
2004 MODEL RELEASE DIGITAL HD READY PTV

Model 57S715 51S715 65F710 57F710 51F710 51F510 57F510 Chassis DP-47 DP-47 DP-45 DP-45 DP-45 *DP-43 *DP-43 Remote CLU-3842WL CLU-3842WL CLU-4341UG2 CLU-4341UG2 CLU-4341UG2 CLU-4341UG2 CLU-4341UG2 P/N HL02062 HL02062 HL02071 HL02071 HL02071 HL02071 HL02071
* Does Not Have a Digital Module. No ATSC Tuner.
Service Web Site http://www.hitachiserviceusa.com CONTENTS... 2004 DP-4X Chassis Projection Television Information
Materials Prepared by Alvie Rodgers C.E.T. (Chamblee, GA.)
DP-4X BLANK PAGE (NOTES)
BLANK PAGE
September 2006 (ver v) DP-4X TABLE OF CONTENTS

TOPICS SECTION (1) POWER SUPPLY DIAGRAMS:
Materials prepared by Alvie Rodgers C.E.T. PAGE
Generic Power Supply Circuits Explained ---------------------------------------------------------Deflection Side Shutdown Circuit Diagram Explained ------------------------------------------Deflection Side Shutdown Circuit Diagram Explained ------------------------------------------PROT_OVP and PROT_OCP Shut Down Circuit Diagram Explanation -------------------PROT_OVP and PROT_OCP Shut Down Circuit Diagram ----------------------------------Deflection Power Supply Shutdown Output Circuit Diagram Explained -------------------Deflection Power Supply Shutdown Output Circuit Diagram --------------------------------Signal Power Supply Shutdown Circuit Diagram Explained ----------------------------------Signal Power Supply Shutdown Circuit Diagram -----------------------------------------------Stand By +5V Power Supply Generation Circuit Diagram and Explanation ----------------Power Supply Relay Control Circuit Diagram Explained --------------------------------------Power Supply Relay Control Circuit Diagram ---------------------------------------------------SW +115V Hi Voltage Regulation Circuit Diagram Explained --------------------------------SW +115V Hi Voltage Regulation Circuit Diagram ---------------------------------------------IP01 Voltages and Waveforms ---------------------------------------------------------------------5.7V Volt Regulation Circuit Diagram Explained ------------------------------------------------5.7V Volt Regulation Circuit Diagram -------------------------------------------------------------LEDs (Visual Trouble Shooting) Deflection Power Supply Circuit Diagram Explained ----LEDs (Visual Trouble Shooting) Deflection Power Supply Circuit Diagram ------------------
01-01 01-04 01-05 01-06 01-07 01-08 01-09 01-10 01-12 01-13 01-14 01-15 01-17 01-18 01-18A 01-19 01-20 01-21 01-22
SECTION (2) MICROPROCESSOR INFORMATION: Microprocessor DATA COMMUNICATION Explanation ------------------------------------Microprocessor DATA COMMUNICATION Circuit Diagram -----------------------------------Audio Video Mute Circuit Diagram Explanation -------------------------------------------------Audio Video Mute Circuit Diagram -----------------------------------------------------------------Microprocessor NTSC Sync Input Circuit Diagram Explained --------------------------------Microprocessor NTSC Sync Input Circuit Diagram Circuit Diagram -----------------------------02-01 02-05 02-06 02-09 02-10 02-11
SECTION (3) VIDEO CIRCUIT INFORMATION: Video Signal Selection Circuit Diagram Explained ----------------------------------------------Video Signal Selection Circuit Diagram -----------------------------------------------------------Composite Video Signal Path 1H NTSC Circuit Diagram Explanation ----------------------Composite Video Signal Path 1H NTSC Circuit Diagram -------------------------------------RGB Processor (Rainforest) Circuit Explanation ------------------------------------------------RGB Processor (Rainforest) Circuit Explanation ------------------------------------------------ABL Circuit Diagram Explanation -------------------------------------------------------------------ABL Circuit Diagram ----------------------------------------------------------------------------------H and V Sync to the Rainforest IC Circuit Diagram Explanation ----------------------------H and V Sync to the Rainforest IC Circuit Diagram --------------------------------------------03-01 03-03 03-04 03-06 03-07 03-09 03-10 03-11 03-12 03-14
Continued on Next Page
Table of Contents Page 1 of 2
September 2006 (ver v) DP-4X TABLE OF CONTENTS

TOPICS
Materials prepared by Alvie Rodgers C.E.T. PAGE
SECTION (4) AUDIO CIRCUIT INFORMATION: Audio Signal Selection Circuit Diagram Explanation --------------------------------------------- 04-01 Audio Signal Selection Circuit Diagram Explanation --------------------------------------------- 04-03 SECTION (5) DEFLECTION CIRCUIT: Horizontal Drive Circuit Diagram Explanation --------------------------------------------------- Horizontal Drive Circuit Diagram ------------------------------------------------------------------ IH01 Horizontal Drive IC Voltages and Waveforms (Also, Not Running Info.) ------------ Sweep Loss Detection Circuit Diagram Explanation ---------------------------------------------- Sweep Loss Detection Circuit Diagram-------------------------------------------------------------- Vertical Output Circuit Diagram Explanation ---------------------------------------------------- Vertical Output Circuit Diagram -------------------------------------------------------------------- Side Pincushion Circuit Diagram -------------------------------------------------------------------- Side Pincushion Circuit Diagram --------------------------------------------------------------------SECTION (6) DIGITAL CONVERGENCE CIRCUIT INFORMATION: Digital Convergence Interconnect Circuit Diagram Explanation ------------------------------ Digital Convergence Interconnect Circuit Diagram --------------------------------------------- CLU-3842WL Remote Control ---------------------------------------------------------------------- CLU-4341UG2 Remote Control --------------------------------------------------------------------- Adjustment Marker On/Off Explanation ---------------------------------------------------------- Adjustment Marker Movement by CH UP and CH DOWN Explanation -------------------- Convergence Adjustment Using and Outside Signal Explanation ----------------------------- Sensor Error Codes Explanation and Chart -------------------------------------------------------SECTION (7) CHASSIS PICTURES: Main Chassis Picture --------------------------------------------------------------------------------- Signal PWB Picture ----------------------------------------------------------------------------------- Deflection PWB Picture ------------------------------------------------------------------------------ Convergence Output PWB Picture ---------------------------------------------------------------- Digital Convergence Unit (DCU) Picture -------------------------------------------------------- Sub (Signal) Power Supply PWB Picture -------------------------------------------------------- Tuner PWB Picture ----------------------------------------------------------------------------------- HDMI to DVI Adaptor Cable Comparison Picture -------------------------------------------- DP-43 Rear Panel (Rear Inputs) Picture --------------------------------------------------------- DP-45 Rear Panel (Rear Inputs) Picture --------------------------------------------------------- DP-47 Rear Panel (Rear Inputs) Picture ----------------------------------------------------------
05-01 05-03 05-04 05-05 05-06 05-07 05-08 05-09 05-10
06-01 06-06 06-07 06-08 06-09 06-10 06-12 06-13
07-01 07-01 07-02 07-02 07-03 07-03 07-04 07-04 07-05 07-06 07-07
SECTION (8) SERVICE ADJUSTMENTS: See the index for this section after the Section 8 Divider. -------------------------------------- 08-00 SECTION (9) THINGS YOU SHOULD KNOW: Must be downloaded separately. See the index for this section after the Section 9 Divider. -------------------------------------- 09-00 SECTION (10) SERVICE POLICY: Service Policy and PWB Part Numbers. --------------------------------------------------------------------- 10-01
Table of Contents Page 2 of 2
POWER SUPPLY INFORMATION

DP-4X CHASSIS INFORMATION
SECTION 1
DP-4X BLANK PAGE NOTES
BLANK PAGE
DP-4X GENERIC POWER SUPPLY SHUTDOWN EXPLANATION

GENERIC SHUTDOWN CIRCUITS EXPLAINED: The following circuits are commonly used in Hitachi product and relate to the drawings for Shutdown: SW +115V EXCESSIVE CURRENT DETECTION (See Figure 1) One very common circuit used in many Hitachi television products is the B+ Excessive Current Sensing circuit. In this circuit is a low ohm resistor RP34 in series with the SW +115V. The value of this resistor is 0.39 ohm. When the current demand increases, the voltage drop across the resistor increases. If the voltage drop is sufficient to reduce the voltage on the base of QP05, the transistor will conduct, producing a Shutdown signal that is directed to the appropriate circuits indicated on the drawing for Deflection Power Supply Shutdown Output Circuit, OCP & OVP.
RP34 0.39
SW+115V Current Sensor CP46 RP35 Base Bias
QP05
RP36
Shutdown Signal Figure 1
NEGATIVE VOLTAGE LOSS DETECTION (See Figure 2) The purpose of the Negative Voltage Loss detection circuit is to compare the negative voltage with its counter part positive voltage. If at any time, the negative voltage drops or disappears, the circuit will produce a Shutdown signal. In Figure 2, there are two resistors. One to the positive voltage +5V and one to the negative voltage 5V. At their tie point, (neutral point), the voltage is effectually zero (0) volts, actually about 1 Volt negative. If however, the negative voltage is lost, the neutral point will go positive. This in turn will create a Shutdown Signal through DK18 and on to the appropriate circuit indicated on the drawing for Deflection Power Supply Shutdown Output Circuit, OCP & OVP.
Shutdown Signal
Negative Voltage Loss Detector
DK18
RK23 2.7K SW +5V Figure 2
RK22 1.8K SW -5V
VOLTAGE TOO HIGH DETECTION (See Figure 3) Another circuit used is the Voltage Too High Detection circuit. In the example shown in Figure 3, the zener diode DP39 is connected to a voltage divider RP38 and RP39. If the voltage source rises too high, the voltage at the divider center point will rise as well and trigger or fire the zener diode which produces a Shutdown signal through DP38 and on to the appropriate circuit indicated on the drawing for Deflection Power Supply Shutdown Output Circuit, OCP & OVP.
SW +115V DP39 RP38 RP39
Voltage Too High Detector Shutdown Signal
DP38
Figure 3
(Continued on page 6)
PAGE 01-01

VOLTAGE LOSS or SHORT DETECTION (See Figure 4) One circuit used is the Voltage Loss Detection circuit. This is a very simple circuit that detects a loss of a particular power supply and supplies a Pull-Down path for the base of a PNP transistor. This circuit consist of a diode connected by its cathode to a positive B+ power supply. Under normal conditions, the diode is reversed biases, which keeps the base of Q1 pulled up, forcing it OFF. However, if there is a short or excessive load on the B+ line thats being monitored, the diode in effect will have a LOW on its cathode, turning it ON. This will allow a current path for the base bias of Q1, which will turn it ON and generates a Shutdown Signal.
Voltage Loss Detector
Any Positive B+ Supply B+
Q1
Figure 4
Shutdown Signal
GENERAL INFORMATION: This explains the Overall Power Supply Shutdown Circuits: Which turns off the Relay Driver for the Deflection Power Supply and the Relay for the Signal Power Supply. DEFLECTION (High Voltage) POWER SUPPLY: The Deflection Power supply is centered around the Switching Transformer TP01 and the driver IC, IP01. This power supply creates voltages that are Switched on when the Set is turned on. 1. SW +115V 2. +220V 3. +28V 4. SW-28V 5. +7V 6. SW +6.3V Other supplies are generated from these 6 main voltages. SIGNAL (Low Voltage) POWER SUPPLY: The Signal Power supply is centered around the Switching Transformer T201 and the driver IC, I201. This power supply creates voltages that are Switched on when the Set is turned on. 1. 38.5V or 29V 2. +10.5V 3. +21V 4. SW-5.6V 5. +16V 6. SW +5.7V Other supplies are generated from these 6 main voltages. Q204 and Q203 Relay Inhibit Activation. (SHUTDOWN) called COMMON ACTION CIRCUIT. All Shutdown events will cause the main power relays to turn off. This action will stop all secondary power supplies. The Low Voltage power supply (Stand-By) will Shutdown along with the Deflection Power Supply. See the DP-4X Signal Power Supply Shutdown Circuit for details. If any of the shutdown circuits activate, the base of Q203 will go High. This turns on Q203 and removes the Power On Highs from PPS1 connector pins 9 (Power_Sig) and 11 (Power_Def) called Power_1 and Power_3. With this, the main power supplies will STOP. Q204 operates as a latch. This prevents Q203 from turning off if the shutdown signal disappears after shutdown. SOME SHUTDOWN CIRCUITS ARE DEFEATED IN STANDBY MODE. (Set Off). When the set is turned off (called Stand By), some of the shutdown inputs are not active because the voltages being monitored are not on. Shorted FAN +10V (from from pin 3 of IC303). This voltage is monitored by D313. Stopped Fans PPF2 and PPF3 pin 2. This is monitored by D313. Shorted Drv 16.5V (from pin 2 of IC301) This voltage is monitored by D312. Prot_Drv (from pin 48 of PPS1) This voltage is monitored by D312. Prot_OCP (6 shutdown inputs) This voltage is monitored by D944. 1. SW +2.2V (IV01) * 2. SW +3.3V (IY01) * 3. SW +9V (IY07) * 4. VM +220V (QEA8) * 5. SW +6.3V (QP04) ** 6. SW +28V (DP30) ** * See the PROT_OVP and PROT_OCP Shutdown Diagram. ** See the Deflection Power Supply Shutdown Output Circuit Diagram.
PAGE 01-02

(Continued from page 2)
See the DP-4X Signal Power Supply Shutdown Circuit for details. These shutdown circuits are defeated because the SW (Switched) power supplies are turned off in standby. So to prevent faults triggering of the shutdown circuit, the sensing circuits are turned off also.. Q206 generates the shutdown high signal if any of the shutdown circuits attached to its base become low. Q206 requires emitter voltage to operated. RY05 supplies the 5.7V to the Emitter of Q206. This voltage must be active for Q206 to function. When the set is turned off, RY05 opens and the 5.7V disappears so Q206 can no longer operate. SHUTDOWN INPUTS EXPLAINED: GENERAL INFORMATION CONTINUED: (See previous two pages for generic shutdown circuit details): All of the Power Supply Shutdown circuitry can be broken down into the following categories; Voltage Missing Detection or Short Detection or Negative Voltage Loss Detection Voltage Too High Detection Excessive Current Detection COLD GROUND SIDE SHUTDOWN SENSING CIRCUITS. (AC must be removed to recover). All shutdown events arrive at the base of Q203. The shutdown events are categorized in the following pages. The shutdown circuit are broken down into four pages. The shutdown outputs from each page are interconnected and indicated by symbols shown below;
Please refer to the following Diagrams as you continue to read the following explanations. 1. The DP-4X Deflection Side Shutdown Diagram for (A), (B), (C), (D). 2. The DP-4X PROT_OVP and PROT_OCP Shutdown Diagram for (A), (B), (E), (F). 3. The DP-4X Deflection Power Supply Shutdown Output Circuit Diagram for (C), (D). 4. The DP-4X Signal Power Supply Shutdown Circuit for (E), (F).
PAGE 01-03
DP-4X DEFLECTION SIDE SHUTDOWN DIAGRAM EXPLANATION

See The DP-4X Deflection Side Shutdown Diagram for (A), (B), (C), (D). HIGH VOLTAGE TOO HIGH DETECTION: One of the Shutdown circuits for output (A). DH15 High Voltage Too High Sensing Circuit. This circuit monitors the High Voltage line generated by rectifying the pulse from the flyback TH01 pin 7. If the voltage created by rectifier DH13 and capacitor CH17 at the cathode of DH15 goes too high, this zener will fire. This high will be routed to pin 8 of PDS3 PROT_OVP (A) to the PROT_OVP and PROT_OCP Shutdown Diagram. At the same time, the zener diode DH14 will fire and this high will be routed to pin 7 of IH01. This is the Horizontal Drive for High Voltage and this IC will shut off, turning off High Voltage drive pulses. The ABL is tied to the cathode of DH15 via RH32. This resistor offers slight Trigger Point deviations as the screen brightness fluctuates and caused the High Voltage to bounce. By tying ABL to the Excessive High Voltage detection voltage, the firing point is slightly altered.
VERTICAL OUTPUT CIRCUIT EXCESSIVE CURRENT DETECTION: One of the Shutdown circuits for output (A). Q604 Vertical Circuit Excessive Current Sensing Circuit. This circuit monitors the SW+28V line going to I601 Vertical Output IC. If the IC draws too much current, R629 will develop a larger voltage drop. This will cause the base voltage of Q604 to fall turning on this transistor. When this happens, its collector will go high. This high will be routed through D608 and to pin 8 of PDS3 PROT_OVP (A) to the PROT_OVP and PROT_OCP Shutdown Diagram.
-5V NEGATIVE VOLTAGE LOSS DETECTION: One of the Shutdown circuits for output (A). DK18 5V Loss Detection Circuit. The purpose of the Negative Voltage Loss detection circuit is to compare the negative voltage with its counter part positive voltage. If at any time, the negative voltage drops or disappears, the circuit will produce a Shutdown signal. There are two resistors. One to the positive voltage +5V RK23 and one to the negative voltage 5V RK22. At their tie point, (neutral point), the voltage is approximately (-1V). If however, the negative voltage is lost, the neutral point will go positive. This in turn will create a Shutdown Signal through DK18. This high will be routed to pin 8 of PDS3 PROT_OVP (A) to the PROT_OVP and PROT_OCP Shutdown Diagram.
PROT_OVP INPUT INDICATED BY (C) One of several Shutdown outputs for item (A). The PROT_OVP signal (Active High) is shown in the center left hand side of the diagram. This is an input from the Deflection Power Supply Shutdown Circuit Diagram. There are 3 circuits from the Deflection Power Supply Shutdown Circuit Diagram that provide inputs to this diagram. This is explained on Page 01-06.
SW +10.5V SHORT DETECT INDICATED BY (D) Shutdown output for item (B). D723 is attached to the B+ SW +10.5V line which is generated on the Signal PWB by QY62. If this voltage disappears or is shorted, D723 cathode will be pulled low generating a Low on Pin 9 of PDS3 and output as a shutdown signal on the PROTECT_OCP indicated as item (B).
PAGE 01-04
DP-4X DEFLECTION SIDE SHUTDOWN DIAGRAM
Any fluctuations in High Voltage will also be reflected by the 50P output P/P. By monitoring the 50P (50 Pulse) rises in High Voltage will be sensed. If High Voltage climbs too high, DH15 will fire and trigger a shut down event. DH14 will fire and stop High Voltage Horz. Drive Flyback RH32 allows ABL fluctuations to manipulate the Trigger Point of Shut Down as screen brightness varies. ABL is inverse proportionate to brightness. This prevents false Shut Down triggering. RH32 TH01 TH02 ABL High Voltage Sensing Circuit RH23 DH13
10 8 4
1 7
5OP
LH06
Active Normal 29.01V DH15 RH25 RH24 Hi Volt H. Drive Excessive Hi Voltage Det. RH26 Stops H. Drive CH17 DH14
PROTECT _OVP
From Deflection Power Supply Shut Down Output Circuits Diagram.
IH01
OVP
Vertical Output Circuit
7
CH10 RH09
I601
SW 28V
1 H. Drive
7
C604 L603 R629 0.68 Ohm D608 R631 R632 DK18 Monitors the -5V and +5V lines going to the DCU. If the -5V line is loss, the +5V line provides the Shut Down Hi. On the Convergence Circuit Diagram Power Def. page 2 of 3.
Q604
R630 C610
+5V
DK18 RK23 2.7K -5V Loss Det.
-5V PDS3 8 SW +10.5V

1
Excessive Vertical Current Det. If the Vertical Output IC has a problem, R629 will sense the current rise. The voltage drop will be reflected at the base of Q604 turning it on and producing a Shut Down high.
RK22 1.8K
6
PROTECT _OVP To Signal PWB
SW +10.5V
D723
10 D 9
See Protect_OVP and Protect_OCP Shut Down Diagram for Details. PROTECT _OCP To Signal PWB
SW +10.5V From QY62 SW +10.5V Regulator on Signal 5 of 5 Schematic.
PAGE 01-05
DP-4X PROT_OVP and PROT_OCP SHUTDOWN DIAGRAM EXPLANATION

PROT_OVP and PROT_OCP SHUTDOWN CIRCUITS EXPLAINED: (A) (B) (E) (F) (See the PROT_OVP and PROT_OCP Shutdown Diagram for Details). CPT PROTECT (+200V Excessive Current Detection): One of several Shutdown outputs for (E). On the RED CRT PWB +220V (VM 200V) Excessive Current Detection Monitored by RE35. If the 220V draws too much current, the base voltage of QE08 will fall turning it on. The collector will go high. This high will go to the connector ERG1 pin 7 labeled as VM PROT. This high continues to the Green CRT PWB connector PSC pin 3 labeled VM PROT on the Green CRT PWB and CPT PROTECT on the Signal PWB. This line is connected to the PDS3 connector which ties the inputs from the Deflection Side Shutdown Circuit, identified as (A) 6 inputs active High. Any High from this line is then routed to the PPS1 connector pin 47 identified as (E). From here this high is routed to the Signal Power Supply Shutdown Circuit Diagram identified as (E).
VM GAIN CONTROL (VM 200V Excessive Current Detection): One of several Shutdown outputs for (F). On the BLUE CRT PWB VM+220V Excessive Current Detection Monitored by REF1. If the VM220V draws too much current, the base voltage of QEA8 will fall turning it on. The collector will go high. This high will go to the connector EGB1 pin 8 labeled GAIN CONT. This high continues to the Green CRT PWB connector PSC pin 2 labeled VM GAIN. This line is connected to the VM Signal generation circuit and turns it off. This line is also connected to the base of QY60. This transistor acts as an inverter to change the output High to a Low on its collector. The collector of QY60 is tied to several circuits. The Voltage Loss Detection Circuits explained below and the PROT_OCP from the Deflection Side Shutdown Circuit from PDS3 connector pin 9. Labeled as PROT_OCP (B) which represents 1 shut down input from the Deflection Side Shutdown circuits.
VOLTAGE LOSS DETECTION CIRCUITS: One of several Shutdown outputs for (F). IV01 generates the SW +2.5V. If this line is shorted or missing, this line will drop Low. IY01 generates the SW +3.3V. DY03 is connected to the SW +3.3V line. If this line is shorted or missing, the cathode of DY03 goes low which pulls the PROT_OCP line low. IY07 generates the SW +9V. DY04 is connected to the SW +9V line. If this line is shorted or missing, the cathode of DY04 goes low which pulls the PROT_OCP line low. PROT_OCP: LABELED AS OUTPUT (F). Any low from this line is then routed to the PPS1 connector pin 45 identified as PROT_OCP (F). From here this low is routed to the Signal Power Supply Shutdown Circuit Diagram and again identified as (F).
PAGE 01-06
DP-4X PROT_OVP and PROT_OCP SHUTDOWN DIAGRAM PROT_OVP SHUT DOWN DIAGRAM
RED CRT PWB PDC1 +220V 1 RE35 2.2 Ohm R.G.B. Drives VM 200V RE27 GREEN CRT PWB ERG1 7 RE31 CE10 RE29
Text Indicates the Labels on the Schematic VM PROT VM PROT
SIGNAL PWB
DEF. PWB / DEF. POWER PDS3 PDS3
PSC 3
CPT PROTECT
QE08
RE34
Active Hi
A
PROT_OVP From Deflection Side Shut Down Circuit
PROT_OCP SHUT DOWN DIAGRAM

BLUE CRT PWB EGB2 VM 220V 2 REF2 REF4 REF1 10 Ohm VM Circuit REF5 8 2
1 VM GAIN CONT VM GAIN CONT GAIN CONT
PPS1 Active Hi PROT_OVP

7 5
GREEN CRT PWB EGB1 PSC
Also Shuts Off VM Signal Generation Circuit
47
E F
45 PROT_OCP Active Lo SIG POWER PWB

See Signal Power Supply Shut Down Circuit
QEA8
REE9
REF5 CEC1 DEB6
SW +2.2V Reg
SIGNAL PWB 2 of 3
1 3
IV01
7 8
SW +2.5V
DEF. PWB / DEF. POWER PDS3

4 1
SW +3.3V Reg
1
SW +5.7V
IY01
CZ04
SW +3.3V DY03 RZ62
RL50
B
PROT_OCP
QY60
From Deflection Side Shut Down Circuit
SW +9V Reg DM +10.5V
RZ60
IY07
SW +9V DY04 RZHD

3
SIGNAL PWB
PAGE 01-07
DP-4X DEFLECTION POWER SUPPLY SHUTDOWN OUTPUT DIAGRAM EXPLANATION

DEFLECTION POWER SUPPLY SHUTDOWN OUTPUT CIRCUIT DIAGRAM EXPLAINED: (C) (See the Deflection Power Supply Shutdown Output Circuit Diagram for Details). PROT_OVP: Identified as (C). EXCESSIVE DEFLECTION 115V B+ CURRENT DETECTION: Part of several Shutdown outputs to (C). QP05 monitors RP34 current draw. RP34 is a 0.39 low ohm resistor. Normally the current draw isnt enough to turn on QP05. However, if there is a problem, the current draw through RP34 increases causing an increase in the voltage drop across this resistor. If there is enough current the base voltage of QP05 will drop enough to turn on this transistor. When QP05 turns on, its collector goes high. This high will fire zener diode DP36 and generate a high on the anode of DP37. CP49 and RP37 prevent faults triggering of the shut down line due to High Voltage bounce by smoothing out and fluctuations on the anode of DP36. DP37 cathode is connected the anode of DP38. This line is connected to the line labeled PROT_OVP and identified as (C). PROT_OVP is routed to the Deflection Side Power Supply Shutdown Diagram also identified as (C).
EXCESSIVE DEFLECTION 115V B+ VOLTAGE DETECTION: Part of several Shutdown outputs to (C). DP39 monitors the Deflection 115V B+ line via the Voltage divider consisting of RP38 and RP39. If the Deflection 115V B+ line goes too high, DP39 will fire and generate a high on the anode of DP37. DP37 cathode is connected the anode of DP38. This line is connected to the line labeled PROT_OVP and identified as (C). PROT_OVP Identified as (C) is routed to the Deflection Side Power Supply Shutdown Diagram also identified as (C).
SW -28 VOLT SHORTED or MISSING DETECTION: Part of several Shutdown outputs to (C). SW -28V Shorted or Missing Detection Monitored by DP46. If the SW-28V is shorted or missing, the cathode will be pulled high causing the zener to fire. This high will be routed through DP47. This line is connected to the line labeled PROT_OVP and identified as (C). PROT_OVP Identified as (C) is routed to the Deflection Side Power Supply Shutdown Diagram also identified as (C).
PAGE 01-08
TP01 +28V 16 15 CP30 CP32 DP30
DP-4X CHASSIS Deflection Power Supply Shutdown Output Circuit Diagram OCP and OVP
LP30 LP33 1.26A GREEN L.E.D.
SW+ 28V
RP46 + + CP34 DP50
-28V Short or Loss Detection + CP33 DP31 14 -28V CP31 CP49 DP38 LP31 LP34
3
+ CP35 RP47 DP46 DP47 0.65A SW -28V Active High PROT_OVP
DP37
C
To Deflection Side Power Supply Shut Down Diagram
RP37 10 11 11 CP45 CP46 +115V

2
DP36 RP36 RP34 0.39 Ohm EP02 2 Amp
DP34
1 3
SW + 115V
QP05
RP35
RP38
LP37
0.85A
+115V Over Voltage Detection DP39 RP39 DP40 GREEN L.E.D.
+115V Over Current Detection
18
+7V DP32
1 3
CP36 0.19A
SW + 7V SW + 6.3V
QP04
0.69A
17 CP39
DP49
DP48
PAGE 01-09
DP-4X SIGNAL POWER SUPPLY SHUTDOWN CIRCUIT EXPLANATION

See the DP-4X Signal Power Supply Shutdown Circuit for details. This includes inputs (E) and (F). There are a total of 20 individual Shutdown inputs to the Relay Inhibit transistor Q203 shown on the Signal Power Supply Shutdown Circuit. There are 8 individual Shutdown detection circuits on the Signal Power Supply Circuit Diagram. There are a total of 5 individual Shutdown inputs from the Deflection PWB via PROT_OCP (active Low). Input from the PPS1 connector pin 45 There are a total of 7 shutdown inputs from PROT_OVP (active High) input from the PPS1 connector pin 47. SHUTDOWN INPUTS EXPLAINED: Q204 and Q203 Relay Inhibit Activation. (SHUTDOWN) called COMMON ACTION CIRCUIT. All Shutdown events will cause the main power relays to turn off. This action will stop all secondary power supplies. The Low Voltage Signal Power Supply will Shutdown along with the Deflection Power Supply. Q203 CIRCUIT EXPLAINED: If any of the shutdown circuits activate, the base of Q203 will go High. This turns on Q203 and removes the Power On Highs from PPS1 connector pins 9 (Power_Sig) and 11 (Power_Def) called Power_1 and Power_3. With this, the main power supplies will STOP. Q204 operates as a latch. This prevents Q203 from turning off if the shutdown signal disappears after shutdown.
POWER ON/OFF RELAYS RY101 and RY102: RY101 Explained: The Relay RY101 supplies AC to the Signal Power Supply bridge rectifier DS201. When this relay engages, the Signal Power Supply starts up and supplies the voltages mentioned below.
SIGNAL (Low Voltage) POWER SUPPLY: The Signal Power supply is centered around the Switching Transformer T201 and the driver IC, IP01. This power supply creates voltages that are Switched on when the Set is turned on. 1. 38.5V or 29V 2. +10.5V 3. +21V 4. SW-5.6V 5. +16V 6. SW +5.7V Other supplies are generated from these 6 main voltages.
RY102 Explained: The Relay RY102 supplies AC to the Deflection Power Supply bridge rectifier DP01. When this relay engages, the Deflection Power Supply starts up and supplies the voltages mentioned below.
DEFLECTION (High Voltage) POWER SUPPLY: The Deflection Power supply is centered around the Switching Transformer TP01 and the driver IC, IC201. This power supply creates voltages that are Switched on when the Set is turned on. 1. SW +115V 2. +220V 3. +28V 4. SW-28V 5. +7V 6. SW +6.3V Other supplies are generated from these 6 main voltages.
CIRCUITS ATTACHED TO THE BASE OF Q203: This year, Hitachi is utilizing a three legged diode OR gate style of input device for feeding shutdown inputs to the base of Q203. These diode OR gates and circuits attached are explained next.
PAGE 01-10
DP-4X SIGNAL POWER SUPPLY SHUTDOWN CIRCUIT EXPLANATION

D214 Left Hand Input Circuits: The left hand input to D214 is connected to the collector of Q205. This transistor works as an inverter. Its base inputs are monitoring DC voltages for shorts. Q205 base input circuits. D115: 1. The left hand input monitors the 5.7V line for shorts. 2. The right hand input monitors the 35V line for shorts. D116: 1. The left hand input monitors the 10.5V line for shorts. 2. The right hand input monitors the 3.3V line for shorts. The Emitter of Q205 pull up voltage is supplied through D213. The left hand input to D213 is 5.7V and the right hand input is 10.5V. This assures the emitter voltage is always present and allows Q205 to monitor these voltages without fail. If either the 10.5V or the 3.3V line is shorted, this transistor will still function. D214 Right Hand Input Circuit: The right hand input to D214 is connected to the anode of ZD204. This monitors the DC voltage 3.3V for an over voltage condition. If this voltage rises too much, the zener will fire generating a high on its anode and through D214 to the Common Action Circuit. D217 input circuits. D217 Left Hand Input: 1. ZD202. This monitors the DC voltage 5.7V for an over voltage condition. If this voltage rises too much, the zener will fire generating a high on its anode and through D217 to the Common Action Circuit. D217 Right Hand Input: 1. ZD203. This monitors the DC voltage 10.5V for an over voltage condition. If this voltage rises too much, the zener will fire generating a high on its anode and through D217 to the Common Action Circuit. D218 input circuits. D218 Left Hand Input: 1. ZD205. This monitors the DC voltage -5.6V for a loss or short. If this voltage disappears, the positive voltage fed through R241 will pull the cathode of zener diode ZD205 high. The zener will fire generating a high on its anode and through D218 to the Common Action Circuit. D218 Right Hand Input: 1. This monitors the PROT_OVP inputs also labeled as (E) to the connector PPS1 pin 47. There are a total of 7 inputs fed to this pin described in the previous 9 pages. If this voltage goes high, the high will be directed through D218 to the Common Action Circuit. See references to (E) on the PROT_OVP and PROT_OCP SHUTDOWN DIAGRAM. D220 input circuits. The anode of diode D220 is connected to the collector of Q206. This transistor works as an inverter. Its base input is monitoring the PROT_OCP inputs also identified as (F) from the connector PPS1 pin 45. These inputs will be Low in nature. There are a total of 5 inputs fed to this pin described in the previous 9 pages. See references to (F) on the PROT_OVP and PROT_OCP SHUTDOWN DIAGRAM.
PAGE 01-11
DP-4X SIGNAL POWER SUPPLY SHUTDOWN CIRCUIT

F
Power 1 9 Power 3 11 Power 2 12 Q104 R120 R125 R126 SBY +5V 5.7V Active Low SBY +5V
E
PROT_OVP 47 Active High D219 7 5
PPS1
PROT_OCP 45
RY105
Q206
AC For Signal Power Supply DS201
10.5V RY101 D104 R236 R110 35V 3.3V R238 C232
R237
D109 Q101
Relay Driver off R118 on R239
D213
ZD206
D115
D116
-5.6V
C237 SBY +5V D111 R224
R235 R240
AC For Deflection Power Supply DP01
Q205
RY102 D105 R233 R241 ZD204 ZD202 R122 ZD203 ZD205
D110
Q102
Relay Driver R230 R121 Q203 R232 20 5 2 8 5 C235
Q204
D214
D217
D218
D220
PAGE 01-12
R231 C238
DP-4X STAND BY +5V POWER SUPPLY GENERATION EXPLANATION

STAND-BY +5V POWER SUPPLY GENERATION EXPLANATION: The Stand By power supply operates anytime the set is plugged into an AC outlet. Shown below in Figure 1 is the Stand By power supply. IC101 is the Driver IC for this supply. Its a self contained Oscillator, Driver IC. It switches the primary of T101. The secondary of T101 produces the SBY +5V via the rectifier D103 and filter C106. Then the voltage is clamped by ZD101. A feedback to IC101 is supplied by the photo coupler PC102 for regulation purposes.
IC102 works as a variable resistor attached to the cathode of the internal LED inside IC102. As the SBY +5V changes so will the resistance of IC102. Voltage Up, Resistance goes Down. As the Resistance goes down the Light emitted from the LED will increase. As the Light increases from the LED, the receiver will conduct more heavily. This decreases the voltage fed back to IC101 causing the internal circuits within IC101 to reduce the primary switching of T101 and reduce the SBY 5.7V line back to normal.
F103 L102 DS101 R110 C106 D103
+
C105
SBY +5V
ZD101
C106 D102
IC101
T101
PC102
R111
C107
C110
R112 C109
R113
R114 IC102 R115
Figure 1
PAGE 01-13
DP-4X POWER SUPPLY RELAY CONTROL EXPLANATION

See The DP-4X Stand By +5.7V Generation Circuit Explanation for details. (Previous Page) See The DP-4X Power On and Off Circuit Diagram for details. (Page 01-16) Power Supply On and Off Circuit Explanation: The DP-4X Chassis utilizes 5 relays. 1. RY101 AC Supply to the Signal Power Supply Relay 2. RY102 AC Supply to the Deflection Power Supply Relay 3. RY103 DC Supply to the Audio Output Relay 4. RY104 AC Supply to all AC Relays Relay 5. RY105 DC (SW +5.7V) Supply to the Low Voltage Regulators Relay (4) RY104 AC Supply to all AC Relays Relay Starting with RY104 because this Relay supplies AC to RY101 and RY102 which in turn supplies AC to the Bridge Rectifiers for the Signal and Deflection Power Supplies. When The Stand By Power Supply develops the SBY +5V, (see previous page) this DC voltage is delivered to the primary windings of RY104 and to the relay driver Q105 for RY104. This turns on the relay and supplies AC to the above mentioned circuits. (1) RY101 AC Supply to the Signal Power Supply Relay When the set is turned on, the POWER SIG command is supplied from pin 59 of the Microprocessor I004. (This high also turns on the Power LED on the front of the set). This high is sent to Q018 and Q021 then to the PPS1 connector pin 9 labeled POWER 1. From here this high goes to the Deflection PWB through R120, R110, D109 to the Base of Q101 goes high and the transistor turns on. This action supplies a ground return for the coil inside RY101 and the relay turns on supplying AC to the Signal Power Supply rectifier DS201 and the Signal Power Supply begins to operate. (2) RY102 AC Supply to the Deflection Power Supply Relay When the set is turned on, the POWER DEF command is supplied from pin 58 of the Microprocessor I004. (This high also turns on the Power LED on the front of the set). This high is sent to Q023 and Q024 then to the PPS1 connector pin 11 labeled POWER 3. From here this high goes to the Deflection PWB through R125, R122, D110 to the Base of Q102. The base goes high and the transistor turns on. This action supplies a ground return for the coil inside RY102 and the relay turns on supplying AC to the connector PC2. Then to the Deflection Power Supply rectifier DP01 and the Deflection Power Supply begins to operate. (3) RY103 DC Supply to the Audio Output Relay When the set is turned on, the POWER DM command is supplied from pin 91 of the Microprocessor I004. This high is sent to Q028 and Q029 then to the PPS1 connector pin 12 labeled POWER 2. From here this high goes to the Deflection PWB through R124 to the Base of Q103. The Base goes high and the transistor turns on. This action supplies a ground return for the coil inside RY103 and the relay turns on supplying Audio B+ to the connector PPS1 pins 1, 2 and 3. Then to the Signal PWB and on to the Audio Output IC IA02. Continued on Next Page PAGE 01-14
DP-4X POWER SUPPLY RELAY CONTROL EXPLANATION

Continued from Previous Page
See The DP-4X Power On and Off Circuit Diagram for details. (Page 01-16) (5) RY105 DC (SW +5.7V) Supply to the Low Voltage Regulators Relay When the set is turned on, the POWER DM command is supplied from pin 91 of the Microprocessor I004. This high is sent to Q028 and Q029 then to the PPS1 connector pin 12. From here this high goes to the Deflection PWB through R126 to the Base of Q104. The Base goes high and the transistor turns on. This action supplies a ground return for the coil inside RY105 and the relay turns on supplying SW 5.7V to the connector PPS1 pins 25, 26 and 27. Then to the Signal PWB and on to the following Low Voltage Regulators and ICs. SIGNAL 5 of 5 DIAGRAM (AV Selector). IY01 +3.3V Regulator. IY02 +5V Regulator. IY08 SW +5V Regulator. SIGNAL 4 of 5 DIAGRAM (3D Y/C) IV01 +2.5V Regulator. SIGNAL 1 of 5 DIAGRAM (Micro). I010 Bus Select Switch. I013 +3.3V Regulator. I006 AV Control IC I008 IR Blaster Select Switch.
PAGE 01-15
DP-4X POWER ON and OFF CIRCUIT DIAGRAM

Audio 38.5V or 29V SW +5.7V 12 POWER 2 28 27 25
PPS1
SBY +5V R120
POWER 1
POWER 3
11
R125
38V
5.7V
AC to DS201 For Signal Power Supply AC
AC to PC2
RY101
D104 R110
For Deflection Power Supply AC
RY102
D105 R122
For Audio Outputs 38V
RY103
D106
RY105
D108 5.7V
D109 Q101 Relay Driver Q102 Relay Driver
D110 Q103 Relay Driver R124 R126 Q104 Relay Driver
off R118
on
off R121
on
R123
R127
I004 Microprocessor
POWER SIG 59
Signal PWB
Q018 Q021
PPS1
9 POWER 1
Q028 POWER DM 91 Q023 POWER DEF 58 QY63 POWER LED SW +10.5V QY62 Q024
Q029 12 POWER 2 ZD102
RY104
D107
For Signal and Deflection Power Supply AC Relays. AC
11
POWER 3
R126
Q105 Relay Driver
PAGE 01-16
PDS3
10 R125
Signal Power Supply PWB
DP-4X POWER SUPPLY SW +115V REGULATION EXPLANATION

Hi-Voltage Power Supply Regulation Circuit Diagram explanation: (See Power Supply SW+115V Regulation Circuit Diagram for details) THIS POWER SUPPLY RUNS ONLY WHEN THE SET IS TURNED ON: TURNING ON THE SW +115V POWER SUPPLY: (See Relay Controls on previous page). RY102 AC Supply to the Deflection Power Supply Relay When the set is turned on, the POWER DEF command is supplied from pin 58 of the Microprocessor I004. (This high also turns on the Power LED on the front of the set). This high is sent to Q023 and Q024 then to the PPS1 connector pin 11 labeled POWER 3. From here this high goes to the Deflection PWB through R125, R122, D110 to the Base of Q102. The base goes high and the transistor turns on. This action supplies a ground return for the coil inside RY102 and the relay turns on supplying AC to the connector PC2. Then to the Deflection Power Supply rectifier DP01 and the Deflection Power Supply begins to operate. DP01 develops raw 300V via the doubler circuit comprised by CP03 and CP04. This voltage is routed through FP01 to the Drain of QP01. A sample of this DC is routed through RP03 as Start Up voltage for IP01 at around 309V. From the Source of QP01 (when switched) the pulsed DC is routed to pin 9 of TP01. This voltage is routed through the primary coil inside TP01 and out pins 7. One path from here is sent to pin 9 of IP01 which is the Over Current Detection pin. The Ground return path for the primary voltage is routed through three 0.22 ohm resistors R911, R912 and R913. The Source of QP01 is also connected to the Drain of QP02. In this way, QP01 acts to connect raw B+ to the primary of TP01 during the field build up period and QP02 acts as a ground switch during the collapse of the primary field. QP01 gate control is via pin 16 of IP01. QP02 gate control is via pin 12 of IP01. After the Deflection Power Supply begins to operate, IP01 needs Run Voltage. This is accomplished by the pulse from TP01 pin 5 being rectified by DP04, filtered by CP13 and the DC component arrives at pin 8 of IP01. SW +115 REGULATION SW +115V pulse is generated from pin 10 and 11 of T901. This pulse is rectified by DP34, filtered by CP45 and then routed through the Excessive Current sensing circuit RP34 and QP05. The primary route for the SW +115V is through EP02, LP37 and output as SW +115V to the Deflection and High Voltage generation circuit. However, the regulation route is to pin 1 of IP03. Internally, the regulator circuit works as a variable resistor whose resistance is dependant upon the SW +115V voltage fluctuations. The internal variable resistor manipulates the current flow from pin 6 to pin 7 ground. This will cause the voltage at pin 2 of IP02 to be controlled. Internally, the LED is illuminated by degrees dependant upon the SW +115V voltage fluctuations. The internal receiver receives this light and acts as a variable resistor from pin 4 which is the regulation control signal to pin 3 hot ground. This action causes pin 2 of IP01 to manipulate the internal oscillator within IP01. This in turn causes the timing of the drive pulses delivered to the Gate of QP01 and QP02 SMOSFET (Switch Metal Oxide Semiconductor Field Effect Transistor) to manipulate the frequency of the pulse generated on the primary of TP01. The current drain of these SMOSFETs is monitored by three low ohm resistors mentioned above. If this current exceeds a specific value, the voltage developed by these low ohm resistors is routed through RP14 back into pin 9 of IP01 which is the Over Current Protection circuit. This pin will inhibit the drive signal to the gate of the SMOSFETs. As soon as the excessive current situation is eliminated, the IC will recover and continue functioning. B+ GENERATION FOR THE POWER SUPPLY DRIVER IC: Vcc for the Driver IC is first generated by the AC input. This voltage is called Start Up Voltage. IP01 requires 23.3V DC to operate normal. However, it will begin operation at a much smaller voltage on pin 18. When AC is applied to the main full wave bridge rectifier DP01 where it is converted to Raw 300V DC voltage, voltage doubler filter CP03 and CP04, routed through RP03 and made available to pin 18 of IP01 as start up voltage. This voltage climbs to 300Vdc and the internal Regulator of IP01 is turned On and begins operation. When the power supply begins to operate, the magnet field collapses and the EMF is coupled over to the secondary windings, as well as the drive windings. The drive windings at pin (5) produce a run voltage pulse of around 43 V p/p which is rectified by DP04, filtered by CP13 and becomes run voltage (20.3V) for IP01 pin 8.
PAGE 01-17
PPD3 3 AC 1 From Relay RY102 AC Ground Side

+
DP-4X CHASSIS POWER SUPPLY SW +115V REGULATION CIRCUIT DIAGRAM Deflection Power Supply
CP03
+ - 4 3 1 + 2 -
TP01 CP04 5 43.3Vp/p Primary 1 of 2 RP16 DP04 Run Pin 12, 14, 15, 16 All 58.5Khz RP19 4 FB CP13 42.5Vp/p 58.5Khz
SW +7V
Hot Ground
RP30
DP01
Floating Ground Regulator Photocoupler
FP01 4Amp
Start Up 162V 14 RP03 309V 155V
F/B 2 Vc1 8
1.83V 20.3V 0V 0V 2.53V 2.27V 2.52V 4.46V 19V 10.3V
IP02
18 VD P Gnd 11 5 1 3 4
RP31
D S
QP01
G S G DP02 D QP02
16 VG (H) Gnd 4.87V 12 VG (L) 151V 0V 15 VS 9 OCP
TP01 9
6 7
1 B+ 115V
IP03
6 RP32
RP14
IP01
Driver IC
10
CP47 5
7 CP07 Primary 2 of 2 TP01 11 DP34 RP34 QP05 0.39 Ohm EP02 2 Amp LP37 0.85A R911, 12, 13 0.22 Ohm Regulator 7
CP48
DP35
SW +115V 10 15 Secondary 3 of 3 PROT_OVP See PROT_OVP, PROT_OCP Shut Down Diagram DP38 RP39 CP20 DP40 CP45 CP46 DP36 DP37 DP39 RP38 Hot Ground from pin 4 of Bridge Rectifier DP01 Cold Ground from pin 15 of TP01 RP36 RP35 Deflection B+ 115V
PAGE 01-18
DP-4X CHASSIS IP01 VOLTAGES AND WAVEFORMS Pin Voltage Waveform 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 TP01 Pin 5 45.3V p/p 58.5Khz 2.53V 1.83V 2.27V 2.52V 0V 4.46V 19V 20.3V 0V 10.39V 0V 4.87V 0V 162V 151V 155V 0V 309V 314V p/p 58.5Khz 308V p/p 58.5Khz 317V p/p 58.5Khz 12.6V p/p 58.5Khz 2.76V P/P
Anode DP04 Anode 42.5V p/p 58.5Khz
PAGE 01-18A
DP-4X SIGNAL POWER SUPPLY 5.7V REGULATION EXPLANATION

5.7V Power Supply Regulation Circuit Diagram explanation: (See Signal Power Supply 5.7V Regulation Circuit Diagram for details) THIS POWER SUPPLY RUNS ONLY WHEN THE POWER 1 COMMAND IS ACTIVE HIGH: TURNING ON THE 5.7V POWER SUPPLY: (See Power On/Off Circuit Diagram). RY101 directs AC to the Low Voltage Power Supply. When the set is turned on, the POWER SIG command is supplied from pin 59 of the Microprocessor I004. This high is sent to Q018 and Q021 then to the PPS1 connector pin 9 labeled POWER 1. From here this high goes through R110 and then D109 to the Base of Q101. The base goes high and the transistor turns on. This action supplies a ground return for the coil inside RY101 and the relay turns on supplying AC through F102 to the Signal Power Supply rectifier DS201 and the Signal Power Supply begins to operate. DS201 develops raw 150V which is routed through T201 primary to the Drain of Q201. From the Source of Q201 (when switched) the primary of T201 is grounded through a 0.1 low ohm resistors R204. As the current draw across R204 rises and falls due to the load, the developed DC Voltage is sent to pin 3 of IC201 which is the Over Current Detection pin. If this voltage goes too high, the power supply will shut down until the over voltage condition disappears. Q201 gate control is via pin 5 of IC201. After the Signal Power Supply begins to operate, IC201 needs Run Voltage. This is accomplished by the pulse from T201 which is rectified by D204, filtered by C206 and the DC component arrives at pin 6 of IC201. 5.7V REGULATION 5.7V pulse is generated from on the secondary of T201. This pulse is rectified by D210, filtered by C228 and C229. The primary route for the 5.7V is through L204 and output as DM 5.6V to the Digital Module. However, the regulation route is to the cathode of IC203. This regulator circuit works as a variable resistor whose resistance is dependant upon the 5.7V voltage fluctuations. This variable resistor manipulates the current flow from pin 2 of PC201. Internally, the LED is illuminated by degrees dependant upon the 5.7V voltage fluctuations which causes the resistance of IC203 to fluctuate. The internal receiver receives this light and acts as a variable resistor from pin 4 to pin 3, which is the regulation control signal to pin 2 labeled as F/B. This action causes pin 2 of IC201 to manipulate the internal oscillator within IC201. This in turn causes the timing of the drive pulses delivered to the Gate of Q201 SMOSFET (Switch Metal Oxide Semiconductor Field Effect Transistor) to manipulate the frequency of the pulse generated on the primary of T201. The current drain of these SMOSFETs is monitored by the low ohm resistor R204 mentioned above. If this current exceeds a specific value, the voltage developed by this low ohm resistor is routed through R213 back into pin 3 of IC201 which is the Over Current Protection circuit. This pin will inhibit the drive signal to the gate of the SMOSFETs. As soon as the excessive current situation is eliminated, the IC will recover and continue functioning. B+ GENERATION FOR THE POWER SUPPLY DRIVER IC201: Vcc for the Driver IC is first generated by the AC input. This voltage is called Start Up Voltage. IC201 requires 23.3V DC to operate normal. However, it will begin operation at a much smaller voltage on pin 6. When AC is applied to the main full wave bridge rectifier DS201 where it is converted to Raw 150V DC voltage, filtered by C201 and C202, routed through R202, R203 and R210 and made available to pin 6 of IC201 as start up voltage. When this voltage reaches 12Vdc, the internal Regulator of IC201 is turned On and begins operation. When the power supply begins to operate, the magnet field collapses and the EMF is coupled over to the secondary windings, as well as the drive windings. One drive winding produces a run voltage pulse which is rectified by D204, filtered by C206 and becomes run voltage (23.3V) for IC201 pin 6.
PAGE 01-19
DP-4X CHASSIS SIGNAL POWER SUPPLY 5.7V REGULATION CIRCUIT DIAGRAM

AC Relay RY101 F102 6 Amp T201 T201
-
DM 5.6V D210 FB202 Hot Ground Primary 1 of 2 D204 C228 Run R225 Start Up F/B 2 FB C206 4 C212 3 Regulator Photocoupler 2 R226 R222 4 C229 R223 5.7V L204
AC Gnd Side
-
C202
+ + +
DS201
C201
PC201
R208
R209 R210 6 1 C208
IC201
Vcc CS
Gnd
C203 3 R203 R213 D201 D T201 Primary 2 of 2 C211 OCP
R207 Out 5 D203 R206
R224 IC203 C234
Regulator
Q201
G
R227
S R204 0.1 Ohm Hot Ground from pin 4 of Bridge Rectifier DP01 Cold Ground from pin 15 of TP01 C214
D202
R205
ZD201
PAGE 01-20
DP-4X LED (Visual Trouble Detection) CIRCUIT EXPLANATION

This explains the LEDs used in the Deflection Power Supply used for Visual Trouble Shooting Circuit Diagram explanation: (See the LED (Visual Troubleshooting) for the Deflection Power Supply Diagram on the next page for details) 2 GREEN LEDS In the DP-4X chassis, there are 2 Green LEDs that can be used for Visual Trouble shooting. The Service Technician can use these LEDs to determine if the set is experiencing a problem within these two Power Supplies.. The LEDs can be used in the following ways. OFF: If the LED is off, then the power supply that is being monitored is unavailable. (Excluding the possibility that the LED itself is malfunctioning). NOTE: If DP40 LED opens, then the set will be in shut down condition because of its current flow explained below. If the LED turns on but then quickly goes off before the others, then the power supply that is being monitored can be suspected. ON: If the LED is on, then the power supply that is being monitored is working normal. (There is the possibility that the power supply being monitored may in fact be present but low. If after making visual inspection and all seems OK, but theres still a problem, be sure to check the accuracy of the power supply in question. GREEN LEDs DP50 and DP40. DP50 (SW + & - 28V) Monitors the SW +28V output from TP01 pin 16 and rectifier DP30. Filtered by CP32 and CP34. Note: This LED requires the SW 28V power supply to be functioning to operate. Current flow for lighting DP50 is from the SW+28V through RP46, DP50, RP47 to the SW-28V. If the LED opens, or the negative SW 28V is missing, this LED will not illuminate. If the SW 28V is missing, the set will shut down. DP40 (SW +115V) Monitors the SW +115V output from TP01 pins 10 and 11. Rectified by DP34, filtered by CP45. This power supply is used for Deflection and High Voltage generation. NOTE: Both of the Green LEDs are also involved in the Shut Down Circuit. DP50 supplies SW+28V to the Cathode of DP46 if the negative SW-28V is missing. This action will cause the zener to fire and supply a high through DP47 to the PROT_OVP shut down Circuit. (See the Deflection Power Supply Shutdown Output Diagram Explanation Page 01-08 for details). DP40 supplies the Ground return path for the Voltage divider comprised of RP38 and RP39. These in turn are connected to the SW +115V deflection B+. If the voltage on the cathode of DP39 goes too high, the zener will fire and supply a high to the PROT_OVP shut down Circuit. (See the Deflection Power Supply Shutdown Output Diagram Explanation Page 01-08 for details).
There are additional components in the Shut Down circuit that are not shown in this diagram. Please see the Deflection Power Supply Shutdown Output Diagram Explanation Page 01-08 for details.
PAGE 01-21
DP-4X CHASSIS L.E.D. (Visual Troubleshooting) for the Deflection Power Supply 2 Total L.E.D. for visual trouble sensing observation.
TP01 +28V 16 15 CP30 CP32 + + CP34 DP50 SW-28V Loss Detection + CP33 DP31 14 -28V CP31 10
2
DP30
LP30
LP33
1.26A
SW+ 28V
RP46
GREEN L.E.D.
+ & - SW 28V Active (LED)
+ CP35 RP47 DP46 DP47 0.65A LP31 +115V Over Current RP34 0.39 Ohm QP05 CP45 CP46 RP35 DP39 EP02 2 Amp RP38 LP34 SW -28V PROT_OVP See the Deflection Power Supply Shut Down Circuit Diagram for details. SW + 115V LP37 0.85A
+115V DP34
1 3
11 11
+115V Over Voltage RP39 SW +115V Active (LED) DP40 GREEN L.E.D.
There are additional components within the Shut Down Circuit not shown here. Please see the Deflection Power Supply Shut Down Output Circuit Diagram on Page 01-09 for details.
PAGE 01-22
BLANK PAGE
MICROPROCESSOR INFORMATION
SECTION 2
BLANK PAGE
DP-4X MICROPROCESSOR DATA COMMUNICATIONS CIRCUIT EXPLANATION

Microprocessor Data Communications circuit diagram. (See DP-4X Microprocessor Data Communications Circuit Diagram for Details) The Microprocessor I004 must keep in communication with the Chassis to maintain control over the individual circuits. Some of the circuits must return information as well so the Microprocessor will know how to respond to different request. The Microprocessor uses two types of communication for control, I2C Bus and the Serial Data, Clock and Load lines . The I2C communication scheme only requires 2 lines for control. These lines are called SDA and SCL. Serial Data and Serial Clock respectively. Also, due to the fact that this Microprocessor operates at 3.3Vdc, it requires a Level Shift IC to bring the DC level of the control lines up to make it compatible with the connected components. The Level Shift IC also brings the DC levels down as outside circuits communicate with the microprocessor. The Microprocessor communicates with the following ICs: ON THE TUNER PWB: U301 Main Tuner U302 PinP Tuner ON THE SIGNAL PWB: UD2003 Digital Module (ATSC Tuner) UY01 Flex Converter I007 and I011 EEPROM I009 Level Shift IA01 Audio Control IV01 A/V Selector IV02 3D Y/C IV08 1H Main Video Chroma IV12 1H Sub Video Chroma Selector IY04 Rainforest (RGB Processor) I501 Sub Y Pr/Pb Selector I502 Main Y Pr/Pb Selector I401 Audio Selector I402 Video Selector ON THE SUB DEFLECTION PWB: IB01 Vertical Drive The following explanation will deal with the communication paths used between the Microprocessor and the respected ICs. ON THE TUNER PWB: U301 Main Tuner (with MTS outputs) and U302 Sub Tuner (mono Audio Output). The Microprocessor I004 controls the Tuners by SDA2 (Data) and SCL2 (Clock) I2C communication lines. SCL2 and SDA2 lines for the Tuners are output from the Microprocessor I004 at pins (31 SDA2 and 28 SCL2) respectively. These lines go through the connector PTU1 pins (10 and 9) then directly to the Tuners, SDA2 at pin (5) and SCL2 at pin (4). These lines control band switching, programmable divider set-up information, pulse swallow tuning selection, etc...
PAGE 02-01

ON THE SIGNAL PWB: UD2003 Digital Tuner (ATSC Tuner) Not in the DP-43 Chassis. The Microprocessor I004 controls the Digital Tuner via communication lines. They are listed below; DM RTS (Digital Module Receive Transmission) from pin (21) of PMS1 connector to pin (27) of I004. DM CTS (Digital Module Serial Clock) this bi-directional signal is connected via pin (20) of I004 and pin (22) of the PMS1 connector. DM TXD (Digital Module Transmission Data) this bi-directional signal is connected via pin (4) of I004 and pin (24) of the PMS1 connector. DM RXD (Digital Module Receive Data) this bi-directional signal is connected via pin (3) of I004 to pin (23) of the PMS1 connector. I007 EEPROM The EEPROM is ROM for many different functions of the Microprocessor I004. Channel Scan or Memory List, Customer set ups for Video, Audio, Surround etc Also, some of the Microprocessors internal sub routines have variables that are stored in the EEPROM, such as the window for Closed Caption detection. Communication is Data and Clock lines, SDA3 from pin (40) of the Microprocessor to pin (5) of the EEPROM and SCL3 from pin (39) of the Microprocessor to pin (6) of the EEPROM. Data travels in both directions on the Data line. Note: In this chassis, if the EEPROM is removed or defective, the Microprocessor will LOCK the picture. No functions other that the front Power Button will work. LOCK will appear on the screen, but the customers menu can not be accessed. I011 EEPROM The EEPROM is ROM for the IR Blaster I012. The Customers Menu allows control of external equipment via remote control interaction with the Customers Menu. The External device remote codes are stored in the EEPROM. When the Customers Remote for the TV activates the on screen selections in the Customers Menu, these control codes are translated in the IR Blaster chip to the appropriate code for the external device. Communication is Data and Clock lines, SDA3 from pin (40) of the Microprocessor to pin (5) of the EEPROM and SCL3 from pin (39) of the Microprocessor to pin (6) of the EEPROM. UY01 Flex Converter FC04 The projection television is capable of receiving NTSC as well as ATSC (SDTV) and HD (High Definition). The Flex Converter is responsible for receiving any video input and converting it to 33.75 Khz output (2.14H). This output is controlled by sync and by the customers screen format and how it is set up. The set up can be 4X3 with grey side panels, Smooth Wide, Fill or Full and even 4X3 with Black Side panels. 16X9 for SDTV. This set will automatically bypasses the Flex Converter completely and inputs the 1080i signal directly to the Rainforest IC IY04. This happens when a true 1080i signal or Antenna C is selected. The Flex Converter can take any NTSC, S-In, Component, NTSC or any of the 18 formats of ATSC except 1080i which doesnt route through the Flex converter. Control for the Flex Converter is Clock, Data and Enable lines. The Clock, Data and Enable lines must be routed through the Level Shift IC I009 to be brought up to 5V which the Flex needs. The Clock line for the Flex Converter is output from the Microprocessor at pin (53 Clock). Clock is input to I009 at pins (3 Clock) and is output at pins (17) then through the PFC1 connector pin 10 The Data line for the Flex Converter is output from the Microprocessor at pin (52 Data). Data is input to I009 at pins (4 Data) and is output at pins (16) then through the PFC1 connector pin 11 The Enable line for the Flex Converter is output from the Microprocessor at pin (54 FCENABLE). Enable is input to I009 at pins (2 Enable) and is output at pins (18) then through the PFC1 connector pin (12).
Data from the Flex Converter is also sent back to the Microprocessor. Data from the Flex is sent out of the PFC1 connector pin (11) to pin (5) of I007, level shifted down to 3.3V and output at pin (15) into pin (51) of the Microprocessor I004.
PAGE 02-02

I009 Level Shift The Microprocessor I004 operates at 3.3Vdc. Most of the Circuits controlled by the Microprocessor operate at 5Vdc. The Level Shift IC steps up the DC voltage to accommodate. This IC isnt controlled by the Microprocessor, however it is in direct contact with Data transmission and is included in the communication circuit. Pin (17) outputs a 5V Clock signal, used by the Flex Converter Pin (18) outputs a 5V Enable signal, used by the Flex Converter Pin (16) outputs a 5V Data signal, used by the Flex Converter. Pin (15) outputs a 3.3V Data, sent from the Flex Converter IA01 BBE Audio Control (Surround) This chassis utilizes BBE Surround. Communication from the Microprocessor via pins (30 SDA1 and 29 SCL1) to the Audio Control IC IA01 pins (13 and 14) respectively. IV02 3D Y/C (IC mounted directly on the Terminal PWB). The 3D Y/C IC is a Luminance/Chrominance separator, as well as a 3D adder. Separation takes place digitally. Using advanced separation technology, this circuit separates using multiple lines and doesnt produce dot pattern interference or dot crawl. The 3D effect is a process of adding additional emphasis signals to the Luminance and Chrominance. These signals relate specifically to transitions. Transitions are the point where the signal goes from dark to light or vice versa. The 3D adds a little more black before the transition goes to white and a little more white just before it gets to white. It also adds a little more white just before it goes dark and a little more dark just before it arrives. This gives the impression that the signal pops out of the screen or a 3D effect. The Microprocessor communicates with the 3D Y/C IC via I2C bus data and clock. The communications ports from the Microprocessor I004 are pins (30 SDA1 and 29 SCL1) to the 3D Y/C IV02 pins (47 and 46) respectively. The Microprocessor also is able to turn on and off circuits within the 3D Y/C circuit determined by customers menu set-up. IV08 1H Main Video Chroma This IC is responsible for receiving the Main NTSC (1H) signal in separated format, (Y and C) and converting it to a usable signal for the rest of the circuits. (Y Cr/Cb). Communication from the Microprocessor via pins (30 SDA1 and 29 SCL1) to IV08 pins (34 and 33) respectively. IV12 1H Sub Video Chroma This IC is responsible for receiving the Sub (PinP) NTSC (1H) signal in separated format, (Y and C) and converting it to a usable signal for the rest of the circuits. (Y Cr/Cb). Communication from the Microprocessor via pins (30 SDA1 and 29 SCL1) to IV08 pins (34 and 33) respectively. IY04 Rainforest (RGB Video/Chroma Processor) The Video Processing IC (Rainforest) is responsible for controlling video/chroma processing before the signal is made available to the CRTs. Some of the emphasis circuits are controlled by the customers menu. As well as some of them being controlled by AI, (Artificial Intelligence). Communication from the Microprocessor I004 via pins (30 SDA1 and 29 SCL1) to the Rainforest IC IY04 pins (28 and 30) respectively.
PAGE 02-03

I501 Sub Y Pr/Pb Selector Any input by the time it reaches this IC is in the Y Pr/Pb or Y Cr/Cb state. Selection for the Sub (PinP) picture will be selected by this IC. The PinP Y Pr/Pb Selector IC selects the appropriate input between Components 1 or 2, HDMI 1 or 2, ATSC Tuner, Sub Tuner or Composite Inputs and/or DVD Player (If Provided). Communication from the Microprocessor via pins (31 SDA2 and 28 SCL2) to I501 pins (34 and 33) respectively. I502 Main Y Pr/Pb Selector Any input by the time it reaches this IC is in the Y Pr/Pb or Y Cr/Cb state. Selection for the Main (PinP) picture will be selected by this IC. The Main Y Pr/Pb Selector IC selects the appropriate input between Components 1 or 2, HDMI 1 or 2, ATSC Tuner, Sub Tuner or Composite Inputs and/or DVD Player (If Provided). Communication from the Microprocessor via pins (31 SDA2 and 28 SCL2) to I502 pins (34 and 33) respectively. I401 Audio Selector The Audio Selector IC is responsible for selecting the input source for the Main Picture. Communication from the Microprocessor via pins (31 SDA2 and 28 SCL2) to I401 pins (22 and 23) respectively. I402 Video Selector The Video Selector IC is responsible for selecting the input source for the Main Picture as well as the source for the PinP or Sub picture. Communication from the Microprocessor via pins (31 SDA2 and 28 SCL2) to I402 pins (45 and 46) respectively. ON THE SUB DEFLECTION PWB: IB01 Vertical Drive This IC generates several Vertical signals used in the Deflection Circuit. Vertical Drive Vertical Parabolic Vertical Sawtooth The Microprocessor I004 also controls Vertical Size via I2C communication as well as Set Up where the Vertical Drive signal is suppressed to defeat Vertical Deflection during Cut Off Adjustment. Communication from the Microprocessor are routed from pins (30 SDA1 and 29 SCL1) to the connector PDS3 pins (3 and 4). Then to the connector PPD1 pins (5 and 7) and then to IB01 pins (13 and 14) respectively.
Note: Y Pr/Pb indicates any of the 18 ATSC formats. Y Cr/Cb indicates 15.734KHz (NTSC or 480i)
PAGE 02-04
DP-4X Chassis Microprocessor Data Communications

34 SDA2 SDA3 40 SCL3 39 5 SDA3 I011 6 SCL3 EEPROM 5 SDA3 33 SCL2 I501 SUB Y Pr/Pb Selector DEFLECTION PWB SUB DEFLECTION PWB PPD1 IB01 7 14 SCL1 Vert 5 13 SDA1 Drive
PDS3 34 SDA2 I502 MAIN Y Pr/Pb Selector 4 3
IOO4 Micro
I007 EEPROM SCL3 6
33 SCL2
22 SDA2 23 SCL2 14 SCL1 IA01 13 SDA1 SDA1 30 SCL1 29

Audio Control SDA1 SCL1
I401 Audio Selector
30 SCL1 IY04 RGB Processor 28 SDA1 34 SDA1
45 SDA2 46 SCL2
I402 Video Selector
PTU1 SDA2 31 SCL2 28 PMS1 4

DM RTS DM CTS DM TXD DM RXD SDA2 SCL2
TUNER PWB 5 4
SDA2 SCL2
33 SCL1
IV08 Main Video/Chroma 1H
10 9
U301
Tuner Main
34 SDA1
SCL2 SDA2
U302
Tuner PinP
D QV51 S
33 SCL1
IV12 Sub Video/Chroma 1H
27 20 4 3
21 DM RTS 22 DM CTS 24 DM TXD 23 DM RXD Digital Module ATSC Tuner

Not in the DP-43
47 SDA1 IV02 3D-Y/C 46 SCL1
QV50 D S
PFC1
UY01 FC04
FLEX & PinP
PAGE 02-05
FCDataIn FCDataOut FCClock FCEnable
51 52 53 54
15 4 3 2
I009
Level Shift 3.3V~5V
16 17 18
11 FCData 10 FC Clock 12 FCEnable
SIGNAL PWB
DP-4X AUDIO VIDEO MUTE CIRCUIT EXPLANATION

(See DP-4X Series Chassis Audio Video Mute Circuit Diagram for details) There are times in which the main picture and audio must be muted. This can be because of changing channels, Auto Programming and Power On/Off where the noise between stations or Audio pop is unacceptable. Another situation is when the deflection circuit malfunctions. All this is done primarily to prevent damage to the CRTs or to external amplifiers or speakers connected to the projection television. VIDEO MUTE ACTIVATION: (Described Later) There are 4 Inputs to the Mute Activation Circuit comprised of QY57, and QY48. 1. V Mute from the Microprocessor I004 pin 49. 2. Spot from the Deflection PWB PDS2 pin 4. 3. H. Blk Loss Detection from QY58. 4. AC Loss Detection from QY47. The following action is called MUTE ACTIVATION from this point forward, please use the below explanation when Mute Activation is mentioned so it will not have to be repeated when explaining the V. Mute 2 circuits. MUTE ACTIVATION: Any High to the base of QY57 will turn this transistor on. The collector goes low and pulls the base of QY48 low turning it on. QY48 emitter is connected to the SW 9.3V line through DY08. When QY48 turns on, its collector goes high and this high is routed to the following circuits. 1. RGB PROCESSOR MUTE: Through RZ41, DY05, and RZ09 and into the Rainforest IC IY04 pin 39. This pin is also the same pin that FC H Blk and FC V Blk is input. Generally this input is a positive going pulse that blanks the video during the peak pulses which represent retrace. However, when the DC component is forced high by the action of QY48 turning on, this pin goes high and mutes the output of RGB. 2. V MUTE 2: Another route for the high from QY48 is to the base of QY42. This transistor turns on and the high from its emitter. This High is labeled V MUTE 2 and is described later. (1) V MUTE: From Pin 49 of the Microprocessor I004 When its necessary to mute the audio and video as described in the first paragraph, the Microprocessor outputs a High from pin 49. This high is routed to the Mute Activation Circuit (QY57 base) as previously described. (2) SPOT: Another circuit attached to the Mute Activation circuit (QY57 base) is SPOT. This signal is generated from the deflection PWB when either Horizontal or Vertical deflection is lost. This is to prevent a horizontal or vertical line from being burnt into the CRTs. See Horizontal and Vertical Sweep Loss Detection circuit and explanation and circuit diagram for details. This high is input from PDS2 pin (4), through DY12 to the base of QY57. See the Mute Activation Circuit (QY57 base) explained previously. (3) H BLK LOSS DETECTION: Another circuit attached to the Mute Activation circuit (QY57 base) is H Blk Loss Det. If the Horizontal Blanking signal is loss to the Signal PWB, QY59 will detect the loss. H. Blk is provided from the Deflection PWB through the PDS2 pin (8). Then to the base of QY59. By the activity of the pulse charging CY99 and CY98, the base of QY58 and its emitter are held high keeping it turned off. If H. Blk is lost, then CY99 will discharge through RZF9. CY98 is blocked by DY19 and it holds the emitter of QY58 high. This action turns on QY58 and supplies a high through DY07 to the base of QY57. See the Mute Activation circuit explained previously.
PAGE 02-06

(4) AC LOSS DETECTION: AC is monitored by the AC Loss detection circuit. The AC signal generated from PC101 photo coupler on the Power Supply PWB to the connector PPS1 pin (10). This signal is routed and rectified by DY08. This charges up CY93 and through DY08 to charge CY92. When AC is first applied, CY92 charges slightly behind CY93 preventing activation of QY47. If AC is lost, CY93 discharges rapidly through RZE0 pulling the base of QY47 low, however DY08 blocks CY92 from discharging and the emitter of QY47 is held high. This action turns on QY47 and produces a high on its emitter. This high is routed through DY07 and to the base of QY57. See the Mute Activation circuit explained previously. V MUTE 2 CIRCUITS: (Emitter of QY42 the Mute Activation Circuit): The following explains the circuits affected when the Mute Activation Circuit is turned on. CRT MUTE PATH: (Labeled as V MUTE 1 on CRT PWB): The high from QY42 is routed to PSC pin 11. This high goes to Q856 base. This transistor turns on and supplies a ground to the following diodes, D853 on the Green CRT PWB, D803 on the Red CRT PWB D8A3 on the Blue CRT PWB. When the diodes are supplied with a low on their cathodes, they remove the base voltage for the RGB drivers, Q853, Q803 and Q8A3 on the Green, Red and Blue CRT PWBs. This shuts off each CRT Drive. FRONT AUDIO OUT HARD MUTE PATH: The high from QY42 (the Mute Activation Circuit) is routed to DA04. The high continues to the base of QA10. When this transistor turns on, it supplies a Lo to pin 11 of IA02 and hard mutes the Audio Out. (Note: This is not the same thing as the Mute selected from the customers remote. This is controlled by the Front Audio Control IC IA01 internally and functions in three states, No Mute = 100%, 1/2 Mute = 50% and Full Mute = 0%. FRONT AUDIO IC RIGHT and LEFT INPUTS MUTE PATH: The high from QY42 (the Mute Activation Circuit) is routed to DA01. The high continues to the bases of QA07 and QA08. When these transistors turn on the ground the Audio Front Right and Left signal input to the Audio Output IC IA02 and pins 4 and 2. MONITOR and OUT TO HI-FI MUTE PATH: The high from QY42 (the Mute Activation Circuit) is also routed to the anode of D407 and then to the cathodes of D405 and D406. This high then arrives at the bases of Q409, and Q411. When these transistor turns on they ground the Right and Left audio for the Monitor Out and Out to Hi-Fi audio output jacks J402.
FRONT AUDIO OUT MUTE: Labeled as V MUTE 1 (From Microprocessor Pin 49) V MUTE 1: The high from the Microprocessor pin 49 to I010 (in pin 3 at 3.3V and out pin 17 at 5V). This High is sent to the following 4 circuits: 1. To the Front Audio Out Hard Mute circuit routed through DA06. (Described above) 2. The high is also routed through DA03 to the base of QA01, and QA02. When these transistor turns on, they ground the audio going into the Audio Output IC IAA1 at the PPS4 connector. Right audio in pin 2 of the PPS4 connector to pin 4 of IAA1. Left audio in pin 3 of the PPS4 connector to pin 2 of IAA1. 3. CRT Mute: See CRT Mute Path explanation above. 4. Out to Hi-Fi Mute Path: The high from the Level shifter I007 pin 13 is routed to the anode of DA53 and then to the cathodes of DA51 and DA52 to the base of QA51, and QA54. When these transistor turns on, they ground the audio going into the audio for Out to Hi-Fi audio output jacks.
PAGE 02-07

V MUTE: From Pin 49 of the Microprocessor I004 When its necessary to mute the audio as described on the first page, the Microprocessor outputs a High from pin 49. This high is routed to the Level Shift IC I009 pin 9 as 3.3V. This voltage is level shifted to 5V by this IC and output as V MUTE 1 from pin 11. This high is routed to the following 3 circuits; V MUTE 1 HIGH ACTIVATES THE FOLLOWING 3 CIRCUITS: 1. Front Audio Out Hard signal mute: The high from pin 11 of I009 (V Mute 1) is routed to DA04. The high continues to the base of QA10. When this transistor turns on, it supplies a Lo to pin 11 of IA02 and hard mutes the Audio Out. (Note: This is not the same thing as the Mute selected from the customers remote. This is controlled by the Front Audio Control IC IA01 internally and functions in three states, No Mute = 100%, 1/2 Mute = 50% and Full Mute = 0%. 2. Front Audio Input Signal Mute. The high from pin 11 of I009 (V Mute 1) is routed to DA03. The high continues to the bases of QA07 and QA08. When these transistors turn on the ground the Audio Front Right and Left signal input to the Audio Output IC IA02 and pins 4 and 2. 3. Out to Hi-Fi Mute Path: The high from the Level shifter I007 pin 13 is routed to the anode of DA53 and then to the cathodes of DA51 and DA52 to the base of QA51, and QA54. When these transistor turns on, they ground the audio going into the audio for Out to Hi-Fi audio output jacks. AUDIO MUTE PATH: From Pin 71 of the Microprocessor I004 The Microprocessor outputs a High from pin 71. This high is routed to the Level Shift IC I009 pin 8 as 3.3V. This voltage is level shifted to 5V by this IC and output as A MUTE from pin 12. Audio Mute: This high from pin 12 of I009 is routed to the following 3 circuits; 1. Front Audio Out Hard signal mute: The high from pin 12 of I009 (Audio Mute) is routed to DA14. The high continues to the base of QA10. When this transistor turns on, it supplies a Lo to pin 11 of IA02 and hard mutes the Audio Out. (Note: This is not the same thing as the Mute selected from the customers remote. This is controlled by the Front Audio Control IC IA01 internally and functions in three states, No Mute = 100%, 1/2 Mute = 50% and Full Mute = 0%. 2. Main Tuner U301 Mute: The high from the Level shifter I009 pin 12 is routed to pin 19 of the PTU2 connector. Then to pin 25 of the Main Tuner U301. This high mutes the Audio and Video outputs from the Tuner. 3. Front Audio Input Signal Mute. The high from pin 12 of I009 (Audio Mute) is routed to DA01. The high continues to the bases of QA07 and QA08. When these transistors turn on the ground the Audio Front Right and Left signal input to the Audio Output IC IA02 and pins 4 and 2. FRONT SPEAKER OFF: From Pin 17 of IA01 Front Speaker Off signal. The high from the Audio Control IC IA01 pin 17 goes to 2 circuits: 1. Front Audio Out Hard signal mute: The high from pin 17 of IA01 (Spk Mute) is routed to DA14. The high continues to the base of QA10. When this transistor turns on, it supplies a Lo to pin 11 of IA02 and hard mutes the Audio Out. (Note: This is not the same thing as the Mute selected from the customers remote. This is controlled by the Front Audio Control IC IA01 internally and functions in three states, No Mute = 100%, 1/2 Mute = 50% and Full Mute = 0%. 2. Front Audio Input Signal Mute. The high from pin 17 of IA01 (Spk Mute) is routed to DA01. The high continues to the bases of QA07 and QA08. When these transistors turn on the ground the Audio Front Right and Left signal input to the Audio Output IC IA02 and pins 4 and 2.
PAGE 02-08
DP-4X Series Chassis AUDIO and VIDEO MUTE Circuit

FC H Blk AC Sig From PC101 Power Supply FC V Blk
PPS1 10
RZ99 RZF7 DY08 RZA8 CY92 RZA2
RZ41
DY05
QY28
SW 9.3V
QY27
RZ09
39 FBP In IY04 Rainforest
QY47
H Loss Det
NOTE: V MUTE becomes V MUTE 2 on Signal PWB. Then V MUTE 1 again on CRT PWB. Turns on Q856 which removes base drive for R, G and B drivers.
QY58
RZF5 RXF6 AC Loss Det
RZF8
QY59 RZ61
DY12
RZ29
PDS2 8
H Blk
PSC
V MUTE 2 CRT PWB C4A5 C4A3 C4A2 C433
RZE0
CY93
CY98 DY19 CY99 RZF9
DY07
11
DY23
SPOT Deflection PWB
RZ39
J402
R L
Right Left D407 D406
SW 9.3V RZE1
DY08
V MUTE "SPOT" Horizontal Sweep Loss Det. Vertical Sweep Loss Det. (From Deflection PWB) See Sweep Loss Detection Circuit Diagram for details
Q411 D405
R495
QY48
RZC1 RZ98
CY94
R5A4
RZE8
Monitor Out Fixed/Hi-Fi Micro Processor
QY42 QY57
RA28 RZE2
Q409 R496
V MUTE 2 V MUTE
DA04
I004
V MUTE AUDIO MUTE
QA10
CAC4 RA24
RA35 CA40 CA36
Mute = Lo 11 Mute
49 71
9 8
I009 11
Level Shift
V MUTE 1
SPK OFF Ft. Audio Control
17 8
CA33
DA14 Right
RA30
IA02
4 2 R In R Out L In L Out 7 12
IA01 23
12 PTU2
Left CA32 DA03 RA07
PAGE 02-09
QA07 RA23 QA08
CA35
MAIN TUNER A MUTE 25 19 U301
A MUTE
DA01
RA21
FRONT L & R Audio Output
DP-4X MICROPROCESSOR NTSC SYNC INPUT CIRCUIT EXPLANATION

NTSC SYNC CIRCUIT DIAGRAM. (See Microprocessor Sync Input Circuit Diagram for Details) The Microprocessor I004 must have Sync inputs from the Chassis to Lock its generation of OSD, Closed Caption, Customers Menu, Service Menu, etc.. The Chassis feeds back this information in the form of Blanking pulses from the Deflection Circuit and Sync from the Video. The following describes the types of feedback sync signals and the pins on the Microprocessor where these sync signals arrive. (Pin 62) H BLK (Horizontal Blanking): H Blk is input to the Microprocessor at Pin 62. H Blk is generated from the Deflection Transformer pulse off pin 8 of T701, wave shaped by Q706. Then routed out the PDS2 connector pin 8 to the Signal PWB. From here it is sent to the base of Q015 where it gets level shifted and inverted and into pin 62 of the Microprocessor. This signal is used for OSD Timing and Auto Programming. (Pin 64) V BLK (Vertical Blanking): V Blk is input to the Microprocessor at Pin 64. V Blk is generated from the Vertical Output IC I601 pin 8. Then routed out the PDS2 connector pin 12 to the Signal PWB. From here it is sent to the base of Q016 where it gets level shifted and inverted and into pin 64 of the Microprocessor. This signal is used for OSD Timing and will mute the Audio if this signal is lost at the Microprocessor. (Pin 93) MAIN AFC (Automatic Frequency Control): Main AFC is input to the Microprocessor at Pin 93. Main AFC is generated from the Main Tuner U301 pin 16. Then routed to Q305 and Q304. Then to pin 6 of the PTU2 connector. Then routed to Q041 and Q042. Then into pin 93 of the Microprocessor. This signal is used to align or adjust the precise Oscillator and Programmable divider settings within the Main Tuner for proper Reception. (Pin 92) SUB AFC (Automatic Frequency Control for PinP Tuner): Sub AFC is input to the Microprocessor at Pin 92. Sub AFC is generated from the Sub Tuner U302 pin 16. Then routed to Q303 and Q302. Then to pin 19 of the PTU1 connector. Then routed to Q035 and Q036. Then into pin 92 of the Microprocessor. This signal is used to align or adjust the precise Oscillator and Programmable divider settings within the Sub Tuner for proper Reception. (Pin 23) M/S Sync Det (Main / Sub Sync Detection): CLOSED CAPTION DATA and V. CHIP DATA: The Microprocessor receives Main or Sub Sync information and strips the Closed Caption Data from line 21 during Vertical Blanking. This composite sync signal is supplied from the Main Video to the Microprocessor from I005 pin 4. Then through Q010, Q012 and Q014 and then into pin 23. It uses this same input for stripping V Chip Data. NOTE: Component inputs other than 480i (NTSC) are not able to display Closed Caption Data. AFC LOOP: The Microprocessor also uses the Sync signal to activate the AFC loop and for Auto Programming for both the Main Tuner and the PinP Tuner. Main Tuner: When the channels are changed for the Main Tuner, the Microprocessor uses the Main Composite Sync signal from I005 pin 4. Sub Tuner: When the channels are changed for the PinP Tuner, the Microprocessor outputs a short control signal from pin 25 (SD Sel) to Q015 where its inverted. Then to I005 pin 9. I009 then outputs at pin 11 the Sub composite sync signal input on pin 5. Normally this IC outputs the Main composite sync signal input on pin 11. (Pin 25) SD Select): This Pin outputs a control signal to I005 for selection between Main and Sub Composite Sync.
PAGE 02-10
DP-4X SERIES CHASSIS MICROPROCESSOR SYNC INPUT CIRCUIT DIAGRAM

Not in the DP-43 Chassis Digital Module NTSC for Monitor Out 31 33 Q407 QV01 QV02 Q003 MAIN Y 56 OUT SUB Y 60 OUT 65 67 69 70 TV 15 Component 1 Y 27 29 31 21 9 23 25 PDS2
77
Main
DM Y NTSC DM C
I005
3
Hi Z
11 13
Q015
9
Q010 Q012
Q408 QV06 QV07 QV10

Sub
4
Q014
Front Control PWB
PFS2 2 7 9 11
5 16
V5 S5
Aux 5 Video V3V Aux 5 S-Y V3Y Aux 5 S-C V3C

S-5 Det.
Lo
SW +9V
TUNER PWB PTU2 14 6 Q304 Q305 Sub TV 3 3 PTU1 18 Sub Video U302 Sub Tuner 16 Sub AFC Q302 Q303
M/S Sync 23 Det
SD Sel
18 Main Video U301 Main Tuner 16 Main AFC
Main CCD In for CCD & V Chip Sub CCD In for V. Chip Data
V1
Component 1 Pb/Cb Component 1 Pr/Cr Component 2 Y Composite 2
I004
Micro Processor
I402
Video Select
19
V2
Component 2 Pb/Cb Component 2 Pr/Cr Aux 3 Video (Composite) Aux 3 S-Y Aux 3 S-C
S-3 Det.
V3 S3
Q015 62 HBlk Q016 64 VBlk Q036 92 Sub AFC
25
79 1 2 71
73
S-4 Det.
DEFLECTION PWB
8 12
V4 S4
Aux 4 Video (Composite) Aux 4 S-Y Aux 4 S-C
Q035 Q041 Q042
PAGE 02-11
75
76
M/S Sync Det. (Main/Sub) Used for AFC during Channel tuning and Auto Programming
93 Main AFC
BLANK PAGE
VIDEO INFORMATION
SECTION 3
BLANK PAGE
DP-4X VIDEO SIGNAL SELECTION PATH EXPLANATION

VIDEO SIGNAL SELECTION PATH EXPLANATION. (See Video Select Selection Path Circuit Diagram for Details) The Microprocessor I004 communicates with the Video Selector IC I402 via I2C communication. It outputs SDA2 via pin 31 and SCL2 via pin 28. These communications lines arrive at I402 on pins 45 and 46 respectively. This allows the Microprocessor to select the appropriate Video input in accordance to the Customers selection. Video Inputs to I402: U301 Main Tuner Video: The Video is output from the Main Tuner pin 18. Then out the PTU2 connector pin 14. Then arrives at the Video Selector IC pin 15. U302 Sub Tuner Video: The Sub Tuner Video is output from pin 3. Then out the PTU2 connector pin 3. Then arrives at the Video Selector IC pin 3. HDMI 1 Y Pr/Pb: The HDMI 1 component signals arrives at the Video Selector IC pin 39 (Y), pin 43 (Pr) and pin 41 (Pb). HDMI 2 Y Pr/Pb: The HDMI 2 component signals arrives at the Video Selector IC pin 33 (Y), pin 37 (Pr) and pin 35 (Pb). Video Input 1 Video: The Y Pr/Pb Component Video arrives at the Video Selector IC pin 27 (Y), pin 31 (Pr) and pin 29 (Pb). Video Input 2 Video: *The Y Pr/Pb Component Video arrives at the Video Selector IC pin 21 (Y), pin 25 (Pr) and pin 23 (Pb). *Composite Inputs are accepted via the Y jack on Video 2. It arrives at pin 9. Video Input 3 Video: The Video arrives at the Video Selector IC pin 77. The S-Video Y component arrives at the Video Selector IC pin 79. The S-Video C component arrives at the Video Selector IC pin 1. Video Input 4 Video: The Video arrives at the Video Selector IC pin 71. The S-Video Y component arrives at the Video Selector IC pin 73. The S-Video C component arrives at the Video Selector IC pin 75. Video Input 5 Video: The Video leaves the PFS2 connector pin 2 and arrives at the Video Selector IC pin 65. The S-Video Y component leaves the PFS2 connector pin 7 and arrives at the Video Selector IC pin 67. The S-Video C component leaves the PFS2 connector pin 9 and arrives at the Video Selector IC pin 69. Digital Tuner Video: Used for Monitor Output Only. The Video leaves the Digital Module from pin 31 (Y) and 33 (C) and arrives at the Video Selector IC pin 11 (Y) and pin 13 (C). At this point, the following inputs may be selected for viewing on the Main Screen: Main Tuner, Sub Tuner, Component Inputs 1 or 2, HDMI inputs 1 or 2, Composite Video inputs Video 2, 3, 4 or 5 and/or S-In 3, 4 or 5. Note: Digital Module Inputs are only selected for Monitor Outputs while watching an ATSC channel. Watching the Digital Module output on the Main Picture is selected by I502 shown on the component path. Main Picture Outputs from I402: Selected Main Composite (NTSC) Out from Pin 56: Composite Video is routed to the buffer Q407 and then to the Composite Video Signal Path 1H Circuit. (See the Composite Video Signal Path 1H NTSC Circuit Diagram) Selected Main S-Video (NTSC) Y Out from Pin 56 and S Out from pin 55: S-Video Y (Separate Video Y) is routed to the buffer Q407 and then to the Composite Video Signal Path 1H Circuit. (See the Composite Video Signal Path 1H NTSC Circuit Diagram) S-Video C (Separate Video C) is routed to the buffer Q408 and then to the Composite Video Signal Path 1H Circuit. (See the Composite Video Signal Path 1H NTSC Circuit Diagram)
(Continued on page 04-02)
PAGE 03-01
DP-4X VIDEO SIGNAL SELECTION PATH EXPLANATION

(Continued from page 04-01)
Main Picture Outputs from I402: Continued Main Selected Component Out Y Pr/Pb from Pin 56 (Y), pin 54 (Pr) and pin 55 (Pb): The Main Y Pr/Pb signal is then routed to the Component Selector IC I502. Its inputs are pin 78 (Y), pin 2 (Pr) and pin 80 (Pb). The outputs from the Component Selector IC I502 are pin 20 (Y), pin 16 (Pr) and pin 18 (Pb). (For continuation see the Composite Video Signal Path 1H NTSC Circuit Diagram) Sub Picture Outputs from I402: Selected Sub Composite (NTSC) Out from Pin 60: Composite Video is routed to the buffer Q403 and then to the Composite Video Signal Path 1H Circuit. (See the Composite Video Signal Path 1H NTSC Circuit Diagram) Selected Sub S-Video (NTSC) Y Out from Pin 60 and S Out from pin 59: S-Video Y (Separate Video Y) is routed to the buffer Q403 and then to the Composite Video Signal Path 1H Circuit. (See the Composite Video Signal Path 1H NTSC Circuit Diagram) S-Video C (Separate Video C) is routed to the buffer Q405 and then to the Composite Video Signal Path 1H Circuit. (See the Composite Video Signal Path 1H NTSC Circuit Diagram) Selected Sub Component Out Y Pr/Pb from Pin 60 (Y), pin 58 (Pr) and pin 59 (Pb): The Sub Y Pr/Pb signal is then routed to the Component Selector IC I501. Its inputs are pin 78 (Y), pin 2 (Pr) and pin 80 (Pb). The outputs from the Component Selector IC I502 are pin 20 (Y), pin 16 (Pr) and pin 18 (Pb). (For continuation see the Composite Video Signal Path 1H NTSC Circuit Diagram)
Monitor Outputs from I402: Composite Monitor Output pin 52. S-Out for Monitor Out (Only when an S-In Input is being used as the Main picture) S-Y pin 51. S-C pin 50. S-In Detection Inputs to I402: When an S-In plug is inserted into the S-In jack, a mechanical switch is engaged. This notifies the Selector IC I402 that a plug is inserted and the S-Input is forced as the selection for that input. The switch closing provides a ground or low to the detection pin. 1. S-In for Video 3 detected by pin 2 of I402. 2. S-In for Video 4 detected by pin 76 of I402. 3. S-In for Video 5 is output the connector PFS2 pin 11 and detected by pin 70 of I402. *Note: Video 2 can accept either Component and/or Composite. How this is detected is by the insertion of the Pr plug. Theres a mechanical switch which notifies the selector IC I402 at pin 9. That a plug is inserted or not. This can be helpful in troubleshooting. The Technician can use a composite input on the Y jack, insert a dummy plug into the Pr jack and the unit will assume theres component inputs. At this time, the On Screen display will indicate Y Pr/Pb and the picture should appear but in Black and White. This can be helpful if the Technician doesnt have a component source at the time of troubleshooting.
PAGE 03-02
DP-4X CHASSIS VIDEO SIGNAL SELECTION PATH

Q407 TUNER PWB U301 Main Tuner U302 Sub Tuner Digital Module NTSC for Monitor Out 18 18 31 33 PTU2 14 3 DM Y NTSC DM C PFS2 2 7 9 11 65 V4 67 Y4 69 C4 70 S-4 27 29 31 21 9 23 25
77
Composite Video or S-Y Main Y / V S-C Main C Main YH Main Pb Main Pr Y Pb Pr 78 80 2 See DP-4X Chassis Composite Video Signal Path - 1H NTSC
15 TV 3 Sub TV MAIN OUT Y 56
Q408
11 Y1 13 C1
I502
Y Component 20 1~2 Pb HDMI 18 1~2 Pr 16
Front Control PWB
C Pb 55 C Pr 54 Q403
V5 S5
Aux 5 Video V3V Aux 5 S-Y V3Y Aux 5 S-C V3C

S-5 Det.
Composite Video or S-Y Sub Y / V S-C Sub C
Main
I402
SUB OUT Y 60
Video Select
Q405
See DP-4X Chassis Composite Video Signal Path - 1H NTSC
V1
Component 1 Y Component 1 Pb/Cb Component 1 Pr/Cr Component 2 Y Composite 2
Sub YH Sub Pb Sub Pr HDMI 1 Y HDMI 1 Pb HDMI 1 Pr HDMI 2 Y HDMI 2 Pb HDMI 2 Pr
Y Pb Pr
78 80 2
I501
Y Component 20 1~2 Pb HDMI 18 1~2 Pr 16
C Pb 59 C Pr 58 39
41 43
V2
Component 2 Pb/Cb Component 2 Pr/Cr
Sub
V3 S3 V4 PAGE 03-03 S4
Aux 3 Video Aux 3 S-Y Aux 3 S-C

S-3 Det.
V3 C3 S-4
79 Y3 1 2
33
35 37 45 46 MON OUT
Aux 4 Video Aux 4 S-Y Aux 4 S-C

S-4 Det.
31 SDA2 28 SCL2
71 V2 73 Y2
75 C2
I004 Micro
76 S-4
V Out 3 52 Y Out 3 51 C Out 3 50
Monitor Out Video Monitor Out S-Y Monitor Out S-C MON OUT Must be S-In for S-Out
DP-4X COMPOSITE VIDEO SIGNAL PATH - 1H NTSC EXPLANATION

COMPOSITE VIDEO SIGNAL PATH 1H NTSC EXPLANATION. (See Composite Video Select Path - 1H NTSC for Details) The inputs to I402 were described in the previous explanation, Video Signal Selection Path. This discussion will take up the signal flow for 1H NTSC video out of I402. PIN 56 MAIN 1H NTSC VIDEO SIGNAL FLOW. The Composite Video signal is output via pin 56. Then through Q407 to the following buffers; QV01 and QV02. From here it splits into two paths; 1. To OV03 and into the Microprocessor Sync Path where the composite Sync is used by the Microprocessor I004 for Station Detection, Closed Caption data slicing and V. Chip data stripping. 2. And to QV04, QV11, QV13 and QV52. From QV52 the composite signal is input to the 3D Y/C comb filter IC IV02 pin 93. 3D Y/C Inputs and Outputs: The 3D Y/C comb filter separates the Luminance (Y) Signal and the Chrominance (C) signal. 1. Luminance: The Y signal is output from pin 89. Then to QV15, XV06 which eliminates an high frequencies that are incorporated into the signal by the 3D Y/C comb filter digital circuits. Then to QV26 and QV36 to IV06 pin 6. IV06 Main Y Selector: Dependant upon the customers selection Pin 56 of I401 outputs either S-Y 3, 4 or 5 inputs. This signal is routed through Q407. Then its received by IV06 pin 6 and dependant upon the customers selection outputs on pin 2 either Y from the Comb Filter input on pin 6 or Y from the S-Inputs input on pin 4 . 2. Chrominance: The C signal is output from pin 88 of the 3D Y/C. Then to QV17, XV07 which eliminates an high frequencies that are incorporated into the signal by the 3D Y/C comb filter digital circuits. Then to QV27, QV37, QV18 and QV22 to IV07 pin 6. IV06 Main C Selector: Dependant upon the customers selection Pin 55 of I401 outputs either S-C 3, 4 or 5 inputs. This signal is routed through Q408. Then its received by IV07 pin 4 and dependant upon the customers selection outputs on pin 2 either C from the Comb Filter input on pin 6 or C from the S-Inputs input on pin 4 . IV08 Main 1H Video/Chroma: The Y signal arrives at IV08 pin 40 of the Main 1H Video/Chroma IC. The C signal arrives at IV08 pin 6 of the Main 1H Video/Chroma IC. This IC takes the Y and C separate 1H NTSC signals and converts them to Y Cr/Cb components which are the appropriate signal format for the next IC, I502 which is the Main Y Pr/Pb Selector. The outputs from IV08 are Y pin 37, Cr pin 48 and Cb pin 47. I502 Inputs: This IC Receives the following 3 types of Inputs; 1. 1H NTSC: The outputs from IV08 are received by I502. They will be either the Main Tuner, Composite Video 2, 3, 4 or 5, S-In 3, 4 or 5, Component NTSC Y Pr/Pb. Any of these inputs that have been selected by IV08 are received by I502 on the following pins; Y pin 66, Cb pin 68 and Cr pin 70. 2. Component 1 or 2, HDMI 1 or 2 Inputs: I502 receives the Component 1 or 2 and/or HDMI 1 or 2 inputs at the following pins, Y pin 78, Pb pin 80 and Pr pin 2. 3. ATSC (Digital Tuner) Inputs: I502 receives the Digital Tuner (1080i) inputs at the following pins, Y pin 72, Pb pin 74 and Pr pin 76. I502 Outputs; Dependant upon the Customers selection for the Main Picture, I502 outputs the component signals on the following pins; Y pin 20, Pr pin 16 and Pb pin 18. The Signals Continues on the RGB Processor Circuit Diagram.
PAGE 03-04
DP-4X COMPOSITE VIDEO SIGNAL PATH - 1H NTSC EXPLANATION

PIN 60 SUB (PinP) 1H NTSC VIDEO SIGNAL FLOW. The Composite Video signal is output via pin 60. Then through Q403 to the following buffers; QV06 and QV07. From here it splits into two paths; 1. To OV10 and into the Microprocessor Sync Path where the composite Sync is used by the Microprocessor I004 for Station Detection and V. Chip data stripping. 2. And to QV09 and QV08. From QV08 the composite signal is input to the 2-Line comb filter IC IV04 pin 4. 2-Line Inputs and Outputs: The 2-Line comb filter separates the Luminance (Y) Signal and the Chrominance (C) signal. 1. Luminance: The Y signal is output from pin 15. Then to QV19, XV08 which eliminates an high frequencies that are incorporated into the signal by the 2-Line comb filter and any phase errors that may have been generated. Then to QV35 and QV39 to IV09 pin 6. IV09 Sub Y Selector: Dependant upon the customers selection Pin 60 of I401 outputs either S-Y 3, 4 or 5 inputs. This signal is routed through Q403. Then its received by IV09 pin 4 and dependant upon the customers selection outputs on pin 2 either Y from the 2-Line Comb Filter input on pin 6 or Y from the SInputs input on pin 4 . 2. Chrominance: The C signal is output from pin 13. Then to QV30, XV09 which eliminates an high frequencies that are incorporated into the signal by the 2-Line comb filter circuit. Then to QV36, and QV38 to IV10 pin 6. IV10 Sub C Selector: Dependant upon the customers selection Pin 59 of I401 outputs either S-C 3, 4 or 5 inputs. This signal is routed through Q405. Then its received by IV10 pin 4 and dependant upon the customers selection outputs on pin 2 either C from the Comb Filter input on pin 6 or C from the S-Inputs input on pin 4 . IV12 Sub 1H Video/Chroma: The Y signal arrives at IV12 pin 40 of the Sub 1H Video/Chroma IC. The C signal arrives at IV12 pin 6 of the Sub 1H Video/Chroma IC. This IC takes the Y and C separate 1H NTSC signals and converts them to Y Cr/Cb components which are the appropriate signal format for the next IC, I501 which is the Sub Y Pr/Pb Selector. The outputs from IV12 are Y pin 37, Cr pin 48 and Cb pin 47. I502 Sub Y Pr/Pb Inputs: Receives the following 3 types of Inputs; 1. 1H NTSC: The outputs from IV12 are received by I501, Y pin 66, Cr pin 70 and Cb pin 68. 2. Component 1 or 2, HDMI Inputs: I501 receives the Component 1 or 2 and/or HDMI 1 or 2 inputs at the following pins, Y pin 78, Pr pin 2 and Pb pin 80. 3. ATSC (Digital Tuner) Inputs: I501 receives the Digital Tuner (1080i) inputs at the following pins, Y pin 72, Pr pin 76 and Pb pin 74. I501 Sub Y Pr/Pb Outputs: Dependant upon the Customers selection for the Main Picture, I501 outputs the component signals on the following pins; Y pin 20, Pr pin 16 and Pb pin 18. The Signals Continue on the RGB Processor Circuit Diagram.
PAGE 03-05
DP-4X CHASSIS COMPOSITE 1H NTSC and COMPONENT VIDEO SIGNAL PATH

QV03
I402
Video Select
Composite V 56 Main S-Y Also Component Y output
See Micro. Sync Path Q407 S-Y 4 3D-Y QV02 QV04 QV11 QV13 93 V In QV01 QV36 Y AMP QV26 QV52 Y LPF QV15 XV06 C LPF XV07 6 IV06 Main Y Selector 2 40 Y In
Y Pb Pr
72
ATSC 74 1080i 76
IV02
IV08 Main 1H Video/Chroma

Main Y Out Main Cb Out Main Cr Out 37 47 48 Y Pb 66 68 70 78 80 2 72
I502 Main Y Pr/Pb Selector
Y 20 Pb 18
3D Y/C Separator 89 Y Out AYO
MAIN OUT
QV37
C AMP QV27
QV17 88 C Out ACO
Composite Pr Main Tuner, 16 Avx 2, 3, 4&5 S-In Component 1~2 HDMI 1~2
Chroma Tilt Correction Q408 Main S-C 55 Composite V 60 Sub S-Y Also Component Y output QV10 Q403 QV18 QV22
3D-C S-C
6 4 4
IV07 Main C Selector IV09 Sub Y Selector
C In
Pr Y
Sub S-Y Sub 2-Line-Y QV06 QV07 QV09 QV08 4 Y AMP Y LPF QV35 XV08 QV19 QV39 V In 2 40 Y In 6
Pb Pr
ATSC 74 1080i 76
IV04
2-Line Separator
IV12 Sub 1H Video/Chroma

Sub Y Out Sub Cb Out Sub Cr Out 37 47 48
I501 Sub Y Y Pr/Pb 20 Selector 18 Pb

Composite Sub Tuner, Avx 2, 3, 4&5 S-In Component 1~2 HDMI 1~2 Pr 16
66 68 70 Y Pb 78 80 2
15 Y Out AYO C AMP QV36 C LPF XV09 QV30 13 C Out ACO Sub 2-Line-C IV10 Sub C Selector
SUB OUT See Micro. Sync Path Q405 Sub S-C 59
QV38
PAGE 03-06
6 4
Sub S-C
C In
Pr
DP-4X RGB PROCESSOR CIRCUIT EXPLANATION

RGB PROCESSOR CIRCUIT EXPLANATION. (See the RGB Processor Circuit Diagram. for Details) The RGB Process Circuit Diagram shows the continuation of the Video Signal path from the outputs of I502 and I501 that were described in the previous explanation, Component Video Signal Path. This discussion will take up the signal flow from that point. I502 Main Y Pr/Pb Selector Outputs; Dependant upon the Customers selection for the Main Picture, I502 outputs the component signals on the following pins; Y pin 20, Pr pin 16 and Pb pin 18. Y is routed through Q506 and splits into two paths; 1. If the signal is anything other than HD 1080i, its routed through QY01 to pin 3 of the PFC1 connector on the Flex Converter UY01. 2. If the signal is HD 1080i, its routed through QY13 to pin 63 of IY04 (The Rainforest IC) RGB processor. Cr (480i) or Pr (all ATSC formats) is routed through Q505 and splits into two paths; 1. If the signal is anything other than HD 1080i, its routed through QY03 to pin 4 of the PFC1 connector on the Flex Converter UY01. 2. If the signal is HD 1080i, its routed through QY16 to pin 61 of IY04 (The Rainforest IC) RGB processor. Cb (480i) or Pb (all ATSC formats) is routed through Q504 and splits into two paths; 1. If the signal is anything other than HD 1080i, its routed through QY02 to pin 5 of the PFC1 connector on the Flex Converter UY01. 2. If the signal is HD 1080i, its routed through QY18 to pin 60 of IY04 (The Rainforest IC) RGB processor. The reason that HD 1080i (540) can be routed directly into IY04 Rainforest and bypass the Flex Converter is because it is already the correct frequency of the deflection circuit. The responsibility of the Flex Converter is to convert any signal into the usable frequency of the deflection. So anything out of the Flex Converter is also now 1080i (540). This can be a very helpful Troubleshooting Aid in that the Flex Converter can be bypassed (if suspected of a problem) by inputting a 1080i (HD) signal and selecting that source. I501 Sub Y Pr/Pb Selector Outputs; Dependant upon the Customers selection for the Sub Picture, I501 outputs the component signals on the following pins; Y pin 20, Pr pin 16 and Pb pin 18. 1. Y is routed through Q503 to pin 17 of the PFC1 connector on the Flex Converter UY01. 2. Cr (480i) or Pr (all ATSC formats) is routed through Q502 to pin 18 of the PFC1 connector on the Flex Converter UY01. 3. Cb (480i) or Pb (all ATSC formats) is routed through Q501 to pin 19 of the PFC1 connector on the Flex Converter UY01. UY01 Flex Converter Outputs; Any Signal that has been selected other than HD 1080i is output from the Flex Converter on the following pins; Y is output from Pin 16 and routed through QY14 to pin 68 of IY04 connector on the Flex Converter UY01. Pr is output from Pin 20 and routed through QY10 to pin 66 of IY04 connector on the Flex Converter UY01. Pb is output from Pin 18 and routed through QY12 to pin 67 of IY04 connector on the Flex Converter UY01.
PAGE 03-07
DP-4X RGB PROCESSOR CIRCUIT EXPLANATION

IY04 RGB Processor Outputs; The RGB Processor is responsible for final preparation of the signal before it arrives at the CRTs for display. Brightness, Contrast, Pedestal Level compensation (DC Restoration), Time Compression, Black Peak Expansion, Room Light variance compensation, Color Saturation, Tint adjustments, Sports, Movie and News Modes are all a part of this Chips responsibilities. After the signal has been processed by the RGB processor chip, it outputs the RGB signals on the following pins to the CRT PWB via the PSC connector. R (Red Output) via pin 12. Through QY52 to pin 5 of the PSC connector. G (Green Output) via pin 13. Through QY54 to pin 7 of the PSC connector. B (Blue Output) via pin 14. Through QY56 to pin 9 of the PSC connector.
PAGE 03-08
DP-4X Chassis RGB PROCESS Signal Path

Y Pb Pr 72 74 76 ATSC 1080i RAINFOREST IC
To CPT
PSC
I502 Main Y Pr/Pb Y 20 Selector

Y Cb Cr Y Pb Pr Y Pb Pr Pb Composite 66 Main Tuner, 68 Avx 2, 3, 70 4 & 5 S-In 78 80 2 72 74 76 ATSC 1080i Component 1~2 HDMI 1~2 18 16 Pr
1080I Flex Bypass
IY04 PWBs QY52 RGB R Out 12 Processor QY54

G Out
5 7
Q506 Q505 Q504
QY13 63 QY16 61 QY18 60

Y 2 In Pb 2 In Pr 2 In
13 QY56 14
B Out
Pr1In Pb1In Y1In
66 67 68
All Inputs but HD 1080i
MAIN QY01 QY03 QY02
PFC1
PFC2
QY10 UY01 3 Y FC4 UNIT 4 Pb 5 Pr

Pr Out
QY12 QY14
Y Cb
I501 Sub Y Pr/Pb Selector

Composite 20 Sub Tuner, 18 Avx 2, 3, 4&5 16 S-In Component 1~2 HDMI 1~2
66 68
Y Pb Pr
Q503 Q502
SUB 17 Pr 18 Pb
20 18
Pb Out
Cr 70 Y 78 80 2
Q501 19 Y Y Out 16
PAGE 03-09
Pb Pr
FLEX CONVERTER HC5627 SIGNAL PWB
DP-4X ABL CIRCUIT EXPLANATION

(See ABL Circuit Diagram on the next page for details) The ABL voltage is generated from the Flyback transformer TH01 ABL pin (8). The ABL pull-up resistors are RH27 and RH28. They receive their pull up voltage from the SW +115V which is the B+ line for Deflection created in the Power Supply. ABL VOLTAGE OPERATION The ABL voltage is determined by the current draw through the Flyback transformer. As the picture brightness becomes brighter or increases, the demand for replacement of the High Voltage being consumed is greater. In this case, the Flyback will work harder and the current through the Flyback increases. This in turn will decrease the ABL voltage. The ABL voltage is inversely proportionate to screen brightness. Also connected to the ABL voltage line is DH16. This zener diode acts as a clamp for the ABL voltage. If the ABL voltage tries to increase above 10V due to a dark scene which decreases the current demand on the flyback, the ABL voltage will rise to the point that DH16 dumps the excess voltage into the 10V line. ACCL TRANSISTOR OPERATION The ABL voltage is routed through the PDS2 connector pin 3 to the Signal PWB. Then the ABL voltage is routed through the acceleration circuit RY32 and DY01 to the base of QY09. Under normal conditions, this transistor is nearly saturated. QY09 determines the voltage being supplied to the cathode of DY02, which is connected to pin 78 of the Rainforest IC, IY04. During an ABL voltage decrease due to an excessive bright circumstance, the base of QY09 will go down, this will drop the emitter voltage which in turn drops the cathode voltage of DY02. This in turn will pull voltage away from pin 78 of the Rainforest IC, IY04. Internally, this reduces the brightness, contrast and color gain voltage which is being controlled by the I2C bus data communication from the Microprocessor arriving at pins 29 and 30 of the Rainforest IC and reduces the overall brightness, preventing blooming as well as reducing the Color saturation level to prevent color smear. ABL SWITCH QH03 This chassis has the ability to change the Side Panels when watching a NTSC 4X3 image. When a 4X3 images is displayed on a 16X9 set, the sides do not reach the edges. To avoid excessive ageing at the 4X3 display area, the side panels IRE levels are raised. However, sometimes the customer may want to turn the side gray panels off. Through the Video Advanced features Menu the customer can do this. When the Side panels are turned off, the overall average ABL level for the image is reduced. To compensate, QH03 ABL Switch is turned on. The Microprocessor I004 tells the Sub Deflection IC IB01 via I2C communication to output a high from the DAC2 line pin 2. This high is routed through the PPD1 connector pin 11, to the base of QH03 turning it On. This adds Resistor RH29 to the ABL pull up circuit and the ABL level drops slightly to compensate for the loss of brightness when the side panels go black.
Black Side Panels Turned on by the customer
Gray Side Panels
Black Side Panels
RH32 manipulates the trigger point of shut down dependant upon the ABL level avoiding false triggering. NOTE: For the Circuit connected to the Xray Protect line, see the Deflection Side Shutdown Circuit Diagram for details on Page 01-05.
PAGE 03-10
DP-4X Chassis A.B.L. Circuit Diagram

ABL RY32 RY35
QY09
RY44 RY48 RY49
SW +9.3V DY02 RY58
75 ABL 78
CY25
IY04 Rainforest IC SDA2 29 SCL2 30
Sub Deflection PWB
DY01
CY21
CY22
CY24
13 14
IB01 SDA SCL
Signal PWB
2 Center DAC Deflection PWB

B+ SW +115V RH27 30K To QH01 Collector of High Voltage Output Transistor RH27 & RH28 ABL Pull-Up Resistors RH28 39K [ Current Path ] Sw +10V C 10 9 50P TH01 FBT LH06 DH13 7 RH23 1 Gnd To Anodes To Focus CH17 Stops H. Drive
PPD1
RH30
RH29 120K
QH03
ABL Switch RH35 2.2K
11
ABL Cont RH40
IH01
OVP
8
CH14 CH21
ABL
7
DH14 RH26
LH01
ABL switches QH03 slightly reduce the overall operational point of ABL due to the loss of overall brightness levels.
RH21 RH32 180K RH25 18K RH09 CH10 XRay Protect RH24 43K DH15 HZ22-2L
PDS2 PAGE 03-11

ABL
Clamp
DH16 RD30EB4 RH31 6.8K
3
As Brightness goes Up, ABL Voltage goes Down. (Inverse Proportional) CH18
DP-4X MAIN and SUB SYNC CIRCUIT DIAGRAM EXPLANATION

(See Main/Sub Sync Circuit Diagram for details) This diagram shows the route for sync to the RGB Processor (Rainforest IC) IY04. I502 Main Y Pr/Pb Selector Sync Inputs and Outputs: Any signal that have been selected for the Main Picture, is selected by this IC via I2C communications to the Microprocessor SDA2 pin 3 and SCL2 pin 4. It selects the following; 1H NTSC, Component Inputs, ATSC Tuner (Not in the DP-43 Chassis) and the HDMI inputs. I502 Inputs: This IC Receives the following 3 types of Inputs; 1. 1H NTSC: The outputs from IV08 are received by I502. They will be either the Main Tuner, Composite Video 2, 3, 4 or 5, S-In 3, 4 or 5, Component NTSC Y Pr/Pb. Any of these inputs that have been selected by IV08 are received by I502 on the following pins; Y pin 66, Cb pin 68 and Cr pin 70. 2. Component 1 or 2, HDMI 1 Inputs: I502 receives the Component 1 or 2 and/or HDMI 1 inputs at the following pins, Y pin 78, Pb pin 80 and Pr pin 2. 3. ATSC (Digital Tuner) Inputs: I502 receives the Digital Tuner (1080i) inputs at the following pins, Y pin 72, Pb pin 74 and Pr pin 76. (Not in the DP-43 Chassis), I502 Main H and V Sync Outputs; Dependant upon the Customers selection for the Main Picture, I502 outputs the sync signals on the following pins; H Sync pin 19 and V Sync pin 17. These are input to I503. MAIN PICTURE SYNC IN AND OUT OF I503 SYNC INVERTER: The H and V Sync arriving at pins 1 and 3 of I503 are routed through inverters. H. Sync is inverted once to match the requirements of the Flex Converter. V. Sync is inverted twice. The H Sync is output pin 2. The V Sync is output pin 6. MAIN PICTURE SYNC INTO THE FLEX CONVERTER/PinP MODULE UY01: H Sync is input to pin 8 of the PFC1 connector and into the Flex Converter/PinP Module. V Sync is input to pin 7 of the PFC1 connector and into the Flex Converter/PinP Module. MAIN PICTURE SYNC FROM THE FLEX CONVERTER UY01 TO THE RAINFOREST IC IY04 H Sync output from pin 7 of connector PFC2 to pin 12 of the Sync Selector IY05. H Sync for a true 1080i signal is input to pin 13 of the Sync Selector IY05. Dependant upon the Main Picture Selected, IY05 outputs the appropriate H. Sync from pin 14 to the Rainforest IC pin 50. IY05 Sync Selection is determined by the output from the Rainforest IY04 pin 34 to pin 11. High outputs true 1080i H. Sync and Low outputs Flex Converter upconverted (1080i) 540 if progressive. Note: True 1080i bypasses the Flex converter. V Sync is output from pin 6 of connector PFC2 to pin 52 of the of the Rainforest IC IY04. Since Sync is the same for all signals, (60Hz) there is no need to route through a sync selector like Horizontal Sync.
PAGE 03-12
DP-4X MAIN and SUB SYNC CIRCUIT DIAGRAM EXPLANATION

I501 SUB Y Pr/Pb Selector Sync Inputs and Outputs: Any signal that have been selected for the Sub Picture, is selected by this IC via I2C communications to the Microprocessor SDA2 pin 3 and SCL2 pin 4. It selects the following; 1H NTSC, Component Inputs, ATSC Tuner (Not in the DP-43 Chassis), and HDMI. I501 Inputs: This IC Receives the following 4 types of Inputs; 1. 1H NTSC: The outputs from IV12 are received by I501. They will be either the Sub Tuner, Composite Video 2, 3, 4 or 5, S-In 3, 4 or 5, Component NTSC Y Pr/Pb. Any of these inputs that have been selected by IV12 are received by I501 on the following pins; Y pin 66, Cb pin 68 and Cr pin 70. 2. Component 1 or 2, HDMI 1 Inputs: I501 receives the Component 1 or 2 and/or HDMI 1 inputs at the following pins, Y pin 78, Pb pin 80 and Pr pin 2. 3. ATSC (Digital Tuner) Inputs: I502 receives the Digital Tuner (1080i) inputs at the following pins, Y pin 72, Pb pin 74 and Pr pin 76. Not in the DP-43 Chassis. (Not in the DP-43 Chassis),
I501 Sub H and V Sync Outputs; Dependant upon the Customers selection for the Sub Picture, I501 outputs the sync signals on the following pins; H Sync pin 19 and V Sync pin 17. These are input to I503. SUB SYNC IN AND OUT OF I503 SYNC INVERTER: The H and V Sync arriving at pins 13 and 11 of I503 are routed through inverters. H. Sync is inverted once to match the requirements of the Flex Converter/PinP Module. V. Sync is inverted twice. The H Sync is output pin 12. The V Sync is output pin 8. SUB PICTURE SYNC INTO THE FLEX CONVERTER/PinP MODULE UY01: H Sync is input to pin 15 of the PFC1 connector and into the Flex Converter/PinP Module. V Sync is input to pin 14 of the PFC1 connector and into the Flex Converter/PinP Module. SUB PICTURE FROM THE FLEX CONVERTER UY01 TO THE RAINFOREST IC IY04 The Sub Picture (if selected) is then added to the Main picture Y Pr/Pb signals inside the Flex Converter/PinP Module and output along with the Main Pictures signal paths.
PAGE 03-13
DP-4X MAIN/COMPONENT SYNC CIRCUIT DIAGRAM

I502
From PMS1 Pins Y-37, Cb-39, Cr-41 ATSC 1080i Digital Tuner Y In Pb In Pr In
66 68 70
Y In Cb B In Cr R In Y In Pb In Pr In 1H NTSC: Composite, Main Tuner, S-In Y-C From IV08 Pins Y-37, Cb-47, Cr-48
MAIN 72 74 76
Y Pr/Pb Selector
78 80 2
From I402 Pins Y-56, Pb/Cb-55, Pr/Cr-54 Component 1 or 2, HDMI 1
Not in DP-43 Chassis
RAINFOREST IY05
11
IY04
34 DAC 1 50 HD In
I503
Main H Out 19 Main V Out 17
PFC1 2 6 5
Main H FC Main V FC
PFC2
Main H Out
13 12
Hi Lo
1 3
8 7
14
HD Out
16
HVcc 9.3V
Composite, Tuner, NTSC Y-C, S-In Y-C, HDMI1 From IV12 Pins Y-37, Cb-47, Cr-48 Y In Cr R In Cb B In From PMS1 Pins Y-37, Cb-39, Cr-41 ATSC 1080i Digital Tuner Y In Pb In Pr In SDA2 SCL2
I501
SUB 66 68 70
Sub H Out 19 Sub V Out 17
Y Pr/Pb Selector
Main V Out
VD Out
52 VD In
13 11 10 9
12 8
Sub H FC Sub V FC
15 14
72 74 76 3 4 78 80 2
Y In Pb In
UY01 FC4 UNIT
Component 1 or 2
From I402 Pins Pr In Y-60, Pb/Cb-59, Pr/Cr-58
FLEX CONVERTER/ PinP Module HC5627
PAGE 03-14
AUDIO INFORMATION
SECTION 4
BLANK PAGE
DP-4X AUDIO SIGNAL SELECTION PATH EXPLANATION

AUDIO SIGNAL SELECTION PATH EXPLANATION. (See Audio Select Selection Path Circuit Diagram for Details) The Microprocessor I004 communicates with the Audio Selector IC I401 via I2C communication. It outputs SDA2 via pin 31 and SCL2 via pin 28. These communications lines arrive at I401 on pins 22 and 23 respectively. This allows the Microprocessor to select the appropriate audio input in accordance to the Main Picture displayed by the Customer. Audio Inputs to I401: U301 Main Tuner Audio: The Left Audio is output from the Main Tuner pin 26. Then out the PTU2 connector pin 16. Then arrives at the Audio Selector IC pin 36. The Right Audio is output from the Main Tuner pin 27. Then out the PTU2 connector pin 17. Then arrives at the Audio Selector IC pin 35. U302 Sub Tuner Audio: The Mono Audio is output from the Sub Tuner pin 14. Then out the PTU2 connector pin 1. Then arrives splits into two paths and arrives at the Audio Selector IC pin 34 and 33. HDMI 1 Audio: The Left Audio arrives at the Audio Selector IC pin 14. The Right Audio arrives at the Audio Selector IC pin 13. Video Input 1 Audio: The Left Audio arrives at the Audio Selector IC pin 10. The Right Audio arrives at the Audio Selector IC pin 11. Video Input 2 Audio: The Left Audio arrives at the Audio Selector IC pin 7. The Right Audio arrives at the Audio Selector IC pin 8. Video Input 3 Audio: The Left Audio arrives at the Audio Selector IC pin 5. The Right Audio arrives at the Audio Selector IC pin 6. Video Input 4 Audio: The Left Audio arrives at the Audio Selector IC pin 4. The Right Audio arrives at the Audio Selector IC pin 3. Video Input 5 Audio: The Left Audio leaves the PFS2 connector pin 9 and arrives at the Audio Selector IC pin 1. The Right Audio leaves the PFS2 connector pin 2 and arrives at the Audio Selector IC pin 2. Digital Tuner Audio: Not in the DP-43 Chassis The Left Audio leaves the Digital Module from pin 47 and arrives at the Audio Selector IC pin 15. The Right Audio leaves the Digital Module from pin 46 and arrives at the Audio Selector IC pin 16. Note: If the Main Video Selection is something other than the Digital Module (ATSC) the selected audio is routed back into the Digital Module. This way, theres always a Optical Digital Audio Output from the Digital Tuner if an external Decoder is used with Optical Inputs.
PAGE 04-01
DP-4X AUDIO SIGNAL SELECTION PATH EXPLANATION

Outputs from I401: Selected Audio Out from Pin 30 (L) and Pin 29 (R): The Audio Outputs from pin 30 and 29 of I401 are now split into two paths. (1) Main Path: The Left and Right audio arrives at the Main BBE Control Chip IA01 at pins 1 and 30. (2) Secondary Path: If the Main Video Selection is something other than the Digital Module (ATSC) the selected audio is routed back into the Digital Module. This way, theres always a Optical Digital Audio Output from the Digital Tuner if an external Decoder is used with Optical Inputs. The Selected Audio Outputs from pins 29 and 30 are tapped off and routed through Q418 (Sel_DM L) and Q419 (Sel_DM R). Then input to the Digital Module pin 47 (L) and 46 (R). IA01 BBE Control Chip: Here it is processed in accordance with the Customers Audio Menu selection and output on pins 8 and 23. The Audio splits into two paths at this point. (1) Main Path: Is to the Audio Output IC IA02. Left Audio is input to pin 2. Right Audio is input to pin 4. Speaker Output from the Audio Output IC is Left pin 12 and Right pin 7. (2) Secondary Path: The Audio is routed back into the Audio Selector IC I401 to be selected as the Out to Hi-Fi Audio. Monitor Audio Output from I401: Left Audio is output from pin 26. And Right Audio is output from pin 25 to the Monitor Output Jacks.
PAGE 04-02
DP-4X CHASSIS AUDIO SIGNAL SELECTION PATH

TUNER PWB 26 U301 Main Tuner 27 PTU2 16 17 R L Mono U302 Sub Tuner 14 1 34 Sub 33 Tuner 16 15 HDMI 1_R HDMI 1_L 13 14 36 Main 35 Tuner 22 23 31 SDA2
I004 Micro 28 SCL2
Not in the DP-43 Chassis

DM_R DM_L Q418 Q419 Sel_DM_R 46 Sel_DM_L 47 46 47 Digital Module ATSC Tuner Audio In for Dig. Audio Out During Non-ATSC Viewing
I401
Audio Selector
R 29
Sel_R 30 Sel_L
Front Control PWB

V5 R
PFS2 2 9 2 1
MAIN OUT
V5
L 30 Hi-Fi_R QA04
IA01 Main BBE
23 L 8
V5 L V1 R
11 10
V1
18 Hi-Fi_L 17 QA02 PR Connector Speakers PL Connector Monitor Out R Monitor Out L 7 12
V1 L V2 R
IA02 Audio Output
8 7 6 5 3 4 MON OUT 25 26
V2
V2 L V3 R
R Out L Out
PAGE 04-03
V3
V3 L V4 R
V4
V4 L
BLANK PAGE
DEFLECTION INFORMATION
SECTION 5
BLANK PAGE
DP-4X HORIZONTAL DRIVE CIRCUIT EXPLANATION

HORIZONTAL DRIVE CIRCUIT DIAGRAM EXPLANATION: (Use the Horizontal Drive Circuit Diagram for details) CIRCUIT DESCRIPTION When B+ (PSC connector pin 12) arrives at the Rainforest IC IY04 pin (45), horizontal drive is output from pin (37). The drive signal is routed through the connector PDS2 pin 6 to the Horizontal Driver Transistor Q709. This transistor switches the ground return for pin (8) of the Driver transformer (T702). SW+28 volts is routed through D715 . Then through R748 and R730 and supplied to pin (5) as primary voltage. The switching of Q709 allows EMF to develop. As this signal collapses, it creates a pulse on the output pin of (T702) at pin (4) to the base of the Deflection Horizontal output transistor Q777. This transistor provides primary switching pulses for the Deflection Transformer T701. Q777 TRANSISTOR PRODUCES THE FOLLOWING OUTPUT PULSES; 1. The Dynamic Focus OUT Circuit to QF01: A Dynamic Focus waveform, (Horz. Parabola) is created. This is a parabolic waveform that is superimposed upon the static focus voltage to compensate for beam shape abnormalities which occur on the outside edges of the screen because the beam has to travel further to those locations. Horizontal Deflection Yokes drive signals. The collector of Q777 provides the drive signal for all Horizontal Deflection Yokes. Primary switching for T701.
2. 3.
T701 TRANSFORMER PRODUCES THE FOLLOWING OUTPUT PULSES; 1. H. Pulse from pin (7) For H. Blanking (H Blk) Generation. 2. A 7.5V p/p H. Signal is added to the +28V line pin (9). This output pin (11) is call +28P to the Convergence circuit. 3. A 7.5V negative p/p H. Signal is added to the -28V line pin (10). This output pin (12) is call -28P to the Convergence circuit. HORIZONTAL BLANKING (H. BLK) GENERATED FROM PIN (7): The Horizontal Pulse from pin (7) of T701 is routed to the Horizontal Blanking generation transistor Q706. This transistor generates the 13V P/P called H Blk. This signal goes to the following circuits; To the PDS2 connector pin 8 to pin (39) of IY04 as FBP In. Here this signal is used as a comparison signal. It is compared to the reference signal coming in at pin (50) Horizontal Sync. If there are any differences between these two signals, the output Drive signal from pin (37) is corrected. NOTE: When a 1080i signal is input through component inputs, the Reference signal for Horizontal Sync now becomes the H Sync before the Flex Converter. Output from sync selector IY05, pin (14). (See the Main/Component Sync Circuit Diagram for details). The H Blk signal is also routed to the Microprocessor which uses this signal for OSD positioning and for Station Detection during Auto programming within the coincidence detector, also as a detection signal to activate the AFC Loop. The PinP unit uses this signal for switching purposes. Like the read/write clock, positioning, etc Through the UKDG connector pin 32 to the Convergence circuit for correction waveform generation. Through CN01 to the Sweep Loss Circuit (QN01) to shut off the drive to the CRTs if Horizontal deflection is lost.
PAGE 05-01
DP-4X HORIZONTAL DRIVE CIRCUIT EXPLANATION

H Blk for HORIZONTAL DRIVE FOR THE HIGH VOLTAGE CIRCUIT: The Horizontal Blanking signal H Blk from Q706 is also sent to the High Voltage Driver IC IH01 pin (3). This IC uses this signal as a Tickle Pulse signal to lock the high voltage H. Drive signal from IH01 pin 1. The high voltage H. Drive signal is output pin 1 and routed to the driver transistors, QH02. Then to the High Voltage Horizontal Output Transistor QH01. This transistor switches the primary of the Flyback transformer TH02. Deflection SW +115 is sent through pin (9) and output pin (10) to the collector of the Horizontal Output Transistor QH01. A sample of the High Voltage is output from the Flyback transformer TH02 pin (12). This voltage is sent to pin (9) of the High Voltage Driver IC IH01. This voltage is compared to the reference voltage available at pin (12). If there is a difference between the two voltages, an error voltage is generated and output from pin (10) and input again at pin (11) where it manipulates the PWM (Pulse With Modulation) signal producing the Horizontal Drive signal output from pin (1). Its important to notice that the High Voltage circuit can not function without the Horizontal Deflection circuit providing a drive signal. The Sweep Loss circuit will sense the loss of H. Blanking and output a high thats routed through D719 to pin 3 and DH02 to pin 14. If these voltages go high, pin 3 will defeat the H. Drive by saturating the internal op-amp that creates the sawtooth comparator signal. Thus stopping H. Drive. Pin 14 high will saturate the internal generator that produces the sine wave for the sawtooth op-amp. See Figure 1 below.
3 Gen
DC Ref.
DC Feed Back
+ +
12
DC Ref.
10 11
Fig 1
GENERAL INFORMATION:
The DP-4X deflection circuit differs from analog Hitachi projection televisions. It utilizes in a sense, two horizontal output circuits. One for Deflection and one for High Voltage. This allows for better deflection stabilization and is not influenced by fluctuations of the High Voltage circuit which may cause unacceptable breathing and side pulling of the deflection.
PAGE 05-02
DP-4X SERIES CHASSIS HORIZONTAL DRIVE CIRCUIT

PMR To Micro. for OSD, Auto Prog, SD, AFC,
PSC 12
H. Def. Yoke R PMG PMB L704 L705 H. Def. Yoke G H. Def. Yoke B L704 - L705 Linearity Coils
PDS2 8
H.Blk.
IY04
39 FBP In
SW +9.3V VCC HVCO HD In
45 42 50 63
Osc. X501 H Sync 1080i for Through Mode
6
H Drive Signal PWB R735 D709
37 H Out
Y2 In
To Dynamic Focus QF01
T701
7
Rainforest IC T702 D715 R748

8 5 4 1 8 6 9
Def. H Pulse
Q709
SW +28V C725 R730
Q777 Q701
11 10 1 2 12
SW +28V +28P SW -28V -28P
UKDG
32
To Dig. Convergence Unit (DCU)
SW + 115V Side Pin Modulator
Q706
See Voltage and Waveform Chart on next page.
H.Blk.
TH02
IH01
3
Gen Drive
SW +115V
High Voltage
RH07 R758 Fron Sweep Loss Det Circuit QN02 Stops H. Drive RH06 CN01 DH02 DH04 D719
QH02 1
Horizontal Driver
QH01
10 Horizontal Output
Com1 14 11 E r r o r
OVP
PAGE 05-03
To H. Sweep Loss Det. Circuit QN01 SW +10.5V
Feed Back In
PPD1
RH01 9 DH01 CN01 RH02 Ref. V.
10 12
9
DH05 DH14
HV Sample RH22 12 DH13 7
Deflection PWB
50P
RH26
CH17
DP-4X IH01 HIGH VOLTAGE DRIVER IC WAVEFORM AND VOLTAGES IH01 (M62501P) TROUBLESHOOTING TIPS IH01 NORMAL OPERATION: Pin 1 = 6.80V with Color Bar, 9 10 Varies with Brightness levels. Pin 2 = 11.72V + Pin 3 = 0.59V Pin 4 = 2.47V Pin 5 = 1.60V Pin 6 = 10.58V Pin 7 = 0.0V UVP OVP Pin 8 = 0.0V Pin 9 = 4.90V 8 7 Pin 10 = 0.03V Pin 11 = 0.03V Pin 12 = 4.90V Pin 13 = 0.05V Pin 1 Pin 14 = 2.02V Pin 15 = 4.96V Pin 16 = 0.0V Pin 3 Pin 4
11
12
13
14
15
REF
16
Gnd
+ +
POUT AGC
GEN
UVLO
12V P/P 33.75Khz 4.5V P/P 33.75Khz 3V P/P 33.75Khz
IH01 NOT RUNNING: Pin 1 = 12.28V Pin 2 = 11.86V Pin 3 = 3.96V Pin 4 = 3.5V Pin 5 = 1.089V Pin 6 = 0.021V Pin 7 = 0.0V Pin 8 = 0.0V Pin 9 = 0.019V Pin 10 = 0.038V Pin 11 = 0.038V Pin 12 = 4.90V Pin 13 = 0.05V Pin 14 = 4.59V Pin 15 = 4.96V Pin 16 = 0.0V
NOT RUNNING EXPLANATION: When IH01 isn't running, it can possibly lead the Service Technician off on the wrong path. Take a quick look at the voltages for pin 3 and 14. This is the key. These two pins tie back to the Horz. and Vert. Sweep Loss Detection Circuit. (See page 05-06 for the Sweep Loss Detection Circuit Diagram). If the Sweep Loss circuit is activated, it outputs a high from QN02. This high is used to shut off the CRT to prevent CRT burn, However, the Collector of QN02 is also routed to these two pins through diodes DH02 to pin 14 and D719 to pin 3. When QN02 goes high, it drives pin 3 and 14 high which turns off the internal oscillator of IH01 via pin 3. This action stops Horizontal Drive to the High Voltage circuit. This action causes pin 1 to saturate and it goes High. Note that pin 14 is tied to an internal op-amp (-) leg. This cause the output to stop. So no Horizontal Drive is allowed to pass to the output amp. connected to pin 1.
PAGE 05-04
DP-4X SWEEP LOSS DETECTION CIRCUIT EXPLANATION

(See Sweep Loss Detection Circuit for details) The key component in the Sweep Loss Detection circuit is QN02. This transistor is normally biased off by the pull up resistor RN08, RN04 and RN09. When the base becomes 0.6V below the emitter, it will be turned on, causing the SW +10.5V to be applied to two different circuits, the SPOT circuit and the High Voltage Drive circuit. Either Horizontal Sweep Loss detection QN03 or Vertical Sweep Loss detection QN04 turning on, will turn QN02 on.
1. SPOT ACTIVATION CIRCUIT

When QN02 is turned on, the SW +10.5V will be applied to the anode of D716, forward biasing it. This voltage will then pass through D716. It will then be clamped by D717, and arrive at pin 4 of the PDS2 connector. It will then be directed to the Signal PWB where it will pass through DY12 and activate the Video Mute circuitry QY57 and QY48 which then Mutes the output from the Rainforest IC IY04. This is done to prevent CRT burns. (See Audio Video Mute Circuit for details) A control (enable) circuit for SPOT is routed from pin 5 of PDS2 called CUT OFF. This will activate when accessing certain adjustments parameters in the service mode; i.e. turning off vertical drive for making CRT drive or cut-off adjustments. When Vertical Drive is defeated, the Vertical Sweep loss circuit would activate. Cut Off is produced from the Microprocessor I004 pin 47 and routed to Q718 to inhibit the Spot line high from activating and shutting off the CRTs and shutting down Horizontal Drive..
2. HIGH VOLTAGE DRIVE CIRCUIT

When QN02 is turned on, the SW +10.5V will also be routed through RH06 and DH02 and applied to the High Voltage Drive IC IH01 at pin 14. When this occurs, the IC will stop generating the drive signal from pin 1 that is used to produce High Voltage via QH02, the High Voltage Driver. Again, this is done to prevent CRT burn, especially during sweep loss. This high is also routed through R758, D719 to pin 3 of IH01 which also kills the internal drive by pulling up the H. Blanking input to a High and stopping the internal Oscillator.
CONCERNING QN02
There are two factors that can cause QN02 to activate; loss of Vertical and/or Horizontal deflection which is sensed by monitoring H and V Blk pulses.
Loss of Vertical Blanking (V Blk)

The Vertical pulse at the base of QN05 switches ON05 on and off at the vertical rate. This discharges CN04 sufficiently enough to prevent the base of QN04 from going high to turn it on and activating QN02. When the 24 Vp/p positive vertical blanking pulse is missing from CN05 to the base of QN05, the transistor will turn off, which will cause the collector to pull up high through RN13. CN04 charges up through RN12. This in turn will cause QN04 to turn on because its base pulls up high, creating an increase of current flow from emitter to collector. This will increase the voltage drop across RN11. The junction of RN11 and RN09, which is supplied pull up voltage through DN01, to the SW +10.5V supply. This increase of current flow through RN11 will pull the base low and bias on QN02 and the events described in Spot Activation Circuit above will occur.
Loss of Horizontal Blanking (H Blk)

The Horizontal pulse at the base of QN01 switches ON01 on and off at the horizontal rate. This discharges CN03 sufficiently enough to prevent the base of QN03 from going high which would turn it on and activate QN02. When the 11.6 Vp/p positive horizontal blanking pulse is missing from CN01 to the base of QN01, it will be turned off, which will cause the collector to go high through DN04, RN05 as the SW +10.5V charges CN03 . This in turn will cause QN03 to turn on because its base is pulled up high when DN03 fires. When QN03 turns on, an increase of current flow from emitter to collector through RN10. This increase of current flow through RN10 will bias on QN02 and the events described in Spot Activation Circuit above will occur.
PAGE 05-05
DP-4X SWEEP LOSS DETECTION CIRCUIT

SW+10.5V CN02 RN13 RN12 DN08 RN11 RN09 DN01 SW+7V RN04 DN05
Vertical Blanking From Pin 8 I601

RN15 V. Blk. CN05 RN14
QN05
QN04
CN04 DN06 DN07
RN08
24V P/P
RN05 CN03 RN06 DN04 RN10
QN02
High Voltage Driver IC RN07 DN02 RN03
Horizontal Blanking From Q706 Emitter

H. Blk. CN01 RN01
DN03
QN01
IH01
14 Stops
RH06 DH02 Drive
QN03
RN02 11.6V P/P
H. Blk
PDS2
SPOT
Prevents CRT Burn D717 C734
D716 R758
D719
RH07
3 Osc
DH04
Stops
To QY57 Signal 5 of 5 See A/V MUTE Circuit
1
H Drive RH06 RH13
QH01
Horz Output Spot Inhibit R751
QH02
Q718
QH04
RH37 DH03 RH36
CUT OFF
5 High when Vertical Drive is turned Off during adjustment, I 2C.

R759
From I001 Micro Pin 47
PAGE 05-06
DP-4X VERTICAL OUTPUT CIRCUIT EXPLANATION

(See the Vertical Output Circuit for details) I601 B+: The Vertical Output IC I601 requires SW+28V to operated. This voltage is supplied from the Power Supply. The output for the SW+28V pulse is from pin 16 of TP01. Its then rectified by DP30, filtered by CP32, LP30, CP34. The SW +28V is routed through the Vertical B+ Excessive Current Sensor R629, Q604 to pin 7 of I601. TRIGGER PULSE: The Vertical Drive Trigger pulse is routed from the Rainforest IC IY04 pin 35 on the Signal PWB. It is output to the PDS2 connector pin 10, to the Sub Deflection PWB PDD1 connector pin 4. Then into pin 21 of IB01. This IC generates the Vertical Drive signal out pin 4 to the PDD1 connector pin 2. Then to the Deflection PWB. It is then sent to the Trigger Input on I601 pin 6. During Trace, the internal Ramp Generator circuit using C602 connected to pin 5 as the time constant begins charging. As it charges, the Pump Up circuit is also charging from the SW+28V to C605, through pin 8 to an internal switch inside I601. When the Trigger pulse arrives (Retrace Time), the internal switch toggles over to the output stage push pull pair inside I601, and the +28V charged capacitor C605 discharges. The output stage push pull pair inside I601 already have +28V input from pin 4. So the output pulse from pin 3 is now near 50V p/p. This is only needed for a short duration of time, (retrace) so the Charge Pump circuit eliminates the need for a 50V power supply. (V BLK) VERTICAL BLANKING PULSE GENERATION: When the Charge Pump discharges and produces the 50V p/p pulse for Vertical drive during retrace, this pulse at pin 8 is also routed as the Vertical Blanking pulse. Its amplitude is around 21V p/p and is sent to the following circuits; Vertical Sweep Loss detection circuit Convergence circuit for vertical correction waveform generation VERTICAL OUTPUT PULSE FROM I601: The Vertical Output pulse from pin 3 is then routed to the Vertical Yokes generating a linear sawtooth current which moves the beam. (Trace = from top to bottom, Retrace = from bottom to top). This linear current is generated by the charge time constant of the vertical yokes charging C607 through the low ohm resistors R619, R620. VERTICAL YOKE CHARGE PULSE: The pulse generated on the positive side of C607 is also routed through the parabolic wave form generation circuit of R616 and C606. Then to the PDD1 connector pin 3. Then to pin 6 of IB01. This IC then generates a Vertical Parabolic signal from pin 18 through QB04 that is sent to the dynamic focus circuit for corrections to focus and from pin 10 to IB02 pin 3 for side pincushion correction. The pulse generated on the positive side of C607 is also routed back to I601 pin 4. The AC component of this signal is for vertical linearity compensation. The DC component of this signal is routed back to the Ramp generator circuit described above. The Vertical height is now adjusted by I2C data communications to IB01. D SIZE SWITCH: When Magic Focus is activated by either the Magic Focus button or customers menu or during service when the sensors are initialized, The Microprocessor I004 receives the D Size signal from the Digital Convergence Unit, UKDG pin 35 then to the PDS2 connector pin 7. When the Micro. Receives this signal at pin 43, it knows to increases the Vertical size to allow positive contact of the light pattern hitting the sensors. It does this by I2C data communications to IB01.
PAGE 05-07
DP-4X CHASSIS VERTICAL OUTPUT CIRCUIT DIAGRAM

PDD1 3 PDS2
From Pin 35 of IY04 Sub Deflection PWB PROT_OVP Power Supply PWB
PMB 2
R626 V+ V-
IB01
6 V.NF
To Dyn Focus V Drive
QB04 18 VP Para 21 V In 4 VP In
R631 R630 + C604 D603 R632 D608
SW +28V Q604
C610 + R629 0.68
1 PMG 2
1 10 4 2 9
V. Def. Yoke B V+ V-
R627
IB03 3
4
Vcc
V. Def. Yoke G
PMR SW +10.5V
R601 D601
I601
1 2
Gnd Gnd
L603 R628 R625
+Vcc
2 1
V+ V-
D610 V Out Output Stage Vcc Flyback Gen
D611
3
D605
V. Def. YokeR
R602
5
R609 C602
Non-Inv Input
4
+ C605 Charge Pump D607 C615
D606
8
V.Blk. R616 R637
6
C612
Inverting Input
R613 C607 2200/25 + -
R615
R606
V OUT
To Conv. Circuit V.Blk.
C606
+ -
PAGE 05-08
R614 R620 1.2 ohm R619 1.2 ohm
To Vertical Sweep Loss Detection Circuit
DP-4X SIDE PINCUSHION CIRCUIT EXPLANATION

(See the Side Pincushion Circuit Diagram for details) Due to the nature of deflection, the sides of the picture has a tendencies to pull in similar to an hour glass. The Side pincushion circuit is responsible for manipulating deflection to compensate. This is accomplished by super imposing a vertical parabolic waveform on the DC voltage utilized for Horizontal Size. VERTICAL YOKE CHARGE PULSE: (See Vertical Output Circuit for details related to this pulse) The pulse generated on the positive side of C607 is also routed through the parabolic wave form generation circuit of R616 and C606. Then to the PDD1 connector pin 3. Then to pin 6 of IB01. This IC then generates a Vertical Parabolic signal that is sent to the side pincushion circuit from pin 10 and a Vertical parabolic signal to the Dynamic Focus circuit from pin 18 and out the PDD1 connector pin 1 for corrections to focus DC voltage. SIDE PIN WAVE FORM GENERATION IC: The Vertical parabolic signal from pin 10 of IB01 is routed through RB39 to pin 2 of IB02. This is the negative leg of the internal op-amp. Also attached to this input circuit is the Horizontal Size circuit comprised of a DC level shift from pin 11 of IB01 to the base of QB05. This manipulates the Collector voltage which is sent to the same pin. The Microprocessor communicates with IB01 via I2C (See the Microprocessor Data Communication Circuit Diagram for I2C path) and can adjust the DC level at pin 2 of IB02. The output at pin 1 of the op-amp is connected back to pin 2 via RB33 for stability. The output of the DC offset voltage with Vertical parabolic waveform from I802 is output pin 1, then to pin 6. It is then routed out pin 7, out the PPD1 connector pin 10 to the base of Q703. This transistor has its emitter off set above ground by D713, R704 and R747 back to the SW +10.5V . This transistor drives the base of the Side Pin Cushion modulator transistor Q701. The collector of Q701 is connected to the Deflection SW +115V. The horizontal size DC offset voltage and Vertical parabolic side pin cushion compensation waveform is now super imposed on the SW +115V which is sent to the Deflection Transformer T701 and the Horizontal Linearity circuit C715, L703, R729 and R756 to the Horizontal Yoke returns. D SIZE SWITCH: When Magic Focus is activated by either the Magic Focus button or customers menu or during service when the sensors are initialized, The Microprocessor I004 receives the D Size signal from the Digital Convergence Unit, UKDG pin 35 then to the PDS2 connector pin 7. When the Microprocessor receives this signal at pin 43, it knows to increases the Vertical size to allow positive contact of the light pattern hitting the sensors. It does this by I2C data communications to IB01 which then manipulates the DC offset voltage for H size via pin 11 and manipulates the Vertical Size via the V Drive signal output pin 4. (See Vertical Output Circuit for details related to Vertical Drive)
PAGE 05-09
DP-4X SIDE PINCUSHION CIRCUIT DIAGR AM

Pin 10 of PPD1 can vary from 4.25V~6V SW +115V Vert Drive
PPD1
From Rainforest IY04 pin 35
RB11
Vert Drive V DF Out
SDA1 13
V DF Out
14 SCL1
EW_Filter EW_FD
4
From Vertical Yoke Charge Capacitor V. NF
21 6
From Vertical Drive To Dynamic Focus
IB01
Vcc
3
V Saw
Q701
115V
R707
V. Para
2 1
E/WF
RB31
4 QB04
RB29 CB10
18
7
DB04
10
11
99.1V 98.1V R701 D701 E/W
RB13
13 10
3.92V
DB09 RB24 RB35 RB43 0 ohm CB17 RB44 0 ohm RB37 RB23 DB10
99.1V R703 1.908V R704
Q703
2.54V R708
7
+ + -
IB02
QB05
1.79V D713 R747
RB45 6.8K ohm RB39
CB07
RB33
SW +10.5V
9
SDA1 SCL1
IB03
1
3 4
Vcc
Sub Deflection PWB
5 7
Deflection Horizontal Output
1 6
T701
7 8
Q777
To Q705 H. Blk Generator
Deflection PWB
R756 C715 L703 R729
To H. Deflection Yokes To H. Linearity off H. Yoke Returns L704, L705
Gnd
R706
108V
V. NF
PAGE 05-10
DIGITAL CONVERGENCE INFORMATION

SECTION 6
BLANK PAGE
DP-4X DIGITAL CONVERGENCE INTERFACE CIRCUIT EXPLANATION

See Digital Convergence Interconnection Circuit Diagram for details. The Digital Convergence circuit is responsible for maintaining proper convergence of all three colors being produced by the CRTs. Many different abnormalities can be quickly corrected by running Magic Focus. The Digital convergence Interconnect Diagram depicts how the Digital Convergence Circuit is interfaced with the rest of the Projections circuits. The main components and/or circuits are; THE DIGITAL CONVERGENCE UNIT (called DCU) CONVERGENCE OUTPUT TO STKs CONVERGENCE YOKES MAGIC FOCUS SENSORS AND INTERFACE MAGIC FOCUS activation by Magic Focus Switch on Front Control Panel or customers Menu. MICROPROCESSOR RAINFOREST IC (Video Processor). SERVICE ONLY SWITCH INFRARED REMOTE RECEIVER ON SCREEN DISPLAY PATH THE DIGITAL CONVERGENCE UNIT (DCU) (8 Sensor array). The DCU is the heart of the Digital convergence circuit. Held within are all the necessary components for generating the necessary waveforms for correction, and associated memories for the adjustment data and Magic Focus Data.
Sensors (X8)
Technician's Eye Adjust through observation SCREEN
M IR
Light
Stored during Initialize Stored Light Sensor Data Remote Control EEPROM 2K Bit Data Comparator
between stored data and light sensor data
RO R
Timing Controller Serial-Parallel Converter
A/D
Sensor PWB H
CRT B G R
Infra-Red Decoder To Video Circuits Via O.S.D. Displays CrossHatch 256 Adjusted Points Per/Color One Chip CPU 8 bit 128 Kbit SLOW EEPROM (2Kbit)
Error Data Digital Cross Hatch Gen.
2nd S/H
Timing Controler 1st S/H D/A
CY CLAMP
Serial/Parallel Converter Gate Array 4000 gates
117 Points Per/Color

Addressable by Technician Also available; 35 Adjustment Points 9 Adjustment Points
X1
X6
X6
X6
X6
Calculation of other 139 points per/color S-RAM (256Kbit) FAST
INTERPOLATION
Back Up
DIGITAL CONVERGENCE CIRCUIT
117 Points Per/Color
D/A Conv. Static Centering
AC Applied, Copy from EEPROM, then caculations will be made. Time, approx. 20 sec.
CLAMP
LPF
Figure 1 The Block above shows the relationship of the DCU to the rest of the set. Note that the light being produced by the CRTs is what is used by the sensors for Magic Focus. This allows the DCU to make adjustments regardless of circuit or mechanical changes or magnet influence, by actually using the light on the screen to make judgments. EEPROM AND SRAM SHOWN IN FIGURE 1: (8 Sensor Array). Each color can be adjusted in any one of 117 different locations. The internal workings of the DCU can actually make 256 adjustment points per color. These adjustment points are actual digital data stored in memory. This
PAGE 06-01

data represents a specific correction signal for that specific location. When the Service Technician makes any adjustment, the new information must be stored in memory, EEPROM. The EEPROM only stores the 117 different adjustment points data, the SRAM interpolates to come up the additional 139 adjustment points for a total of 256 per color. The EEPROM data is slow in relationship to the actual deflection raster change. The SRAM is a very fast memory. So, during the first application of AC power, the EEPROM data is read and the SRAM makes the interpolation and as long as power remains, interpolation no longer has to be made. This can be seen during an adjustment. If the Interpolation key is pressed on the remote control, what is happening is that the SRAM must make those additional calculations beyond the 117 made by the Servicer and this is all placed into memory. INFRARED REMOTE CONTROL INPUT SHOWN IN FIGURE 1: As can be seen in Figure 1, the Infrared Remote control signals actually manipulate the internal data when the Service Only Switch is pressed on the Deflection PWB. This process prevents the Microprocessor from responding to Remote commands, via a Busy line output from the DCU. INTERNAL CONTROLLER, D/A CONVERTERS SHOWN IN FIGURE 1: The internal controller, takes the stored data and converts it to a complicated Convergence correction waveform for each color. The Data is converted through the D/A converter, 1st and 2nd sample and hold, the Low Pass Filter that smoothes out the parasitic harmonic pulses from the digital circuit and the output Clamp that fixes the DC offset level. The DC offset voltage is adjusted by several things. Raster Centering. The Raster Centering adjustment actually moves the DC offset voltage for Horizontal and Vertical direction. This Offset voltage will move the entire raster Up or Down, Left or Right. When a complete Digital Convergence procedure has been performed and the adjustment information stored in memory by pressing the PIP Mode button twice (2), it is mandatory to run Sensor Initialization. If Sensor Initialization is not performed, the set will not allow Magic Focus to operate. If the Magic Focus button is pressed, the screen will display an adjustment grid instead. This is done by pressing the PIP-MODE button on the remote one (1) time, then pressing the SURF button. This begins a preprogrammed generation of different light patterns. Magic Focus memory memorizes the characteristics of the light pattern produced by the digital convergence module. If a convergence touchup is required in the future, the customer simply presses the Magic Focus button on the front panel or activates it from the customers menu and the set begins another preprogrammed production of different light patterns. This automated process duplicates the same light pattern it memorized from the initialization process, re-aligns the set to the memorized convergence condition. Note that this process is using Light as its source. This is a better process than using waveforms or voltages as it is adjusting using the actual light pattern as see by the customer. MAGIC FOCUS SENSORS SHOWN ON FIGURE 1: This process is a joint effort between the digital convergence module and 8 Photo-sensors, physically located on the corners and center of the cabinet, just behind the screen. The physical placement of the sensors assures that they will not produce a shadow on the screen that can be seen by the customer. Magic Focus is activated by pressing the Magic Focus button inside the front control panel door or by the Customers Menu. An on-screen graphic display pattern will be displayed to confirm that the automatic convergence mode (Magic Focus) has begun. The digital convergence module produces different patterns for each CRT, and the sensors on the side of the cabinet pick up the transmitted light and generate a DC voltage. This voltage is sent to the DCU and converted to digital data and compared with the memorized sensor initialization data. Distinct patterns will be generated in each primary color. As the process continues, the digital module manipulates the convergence correction waveforms that it is producing to force the convergence back into the original memorized configuration. When all cycles have been completed, the set will return to the original signal and the convergence will be corrected. In most cases, activating the Magic Focus will allow the set to correct itself, without further adjustments.
PAGE 06-02

EXPLANATION OF THE DIGITAL CONVERGENCE INTERCONNECT DIAGRAM: See Digital Convergence Interconnection Circuit Diagram for details. INFRARED RECEIVER: During normal operations, the IR receiver directs its signal to the Main Microprocessor where it interprets the incoming signal and performs a predefined set of operations. However, when the Service Only Switch is pressed, the Main Microprocessor routes the IR codes to the DCU via IY05. Now the DCU receives theses commands and interprets them accordingly. The Microprocessor is notified at pin 42 when the DCU begins its operation by the BUSY line. As long as the BUSY line is active, the Main Microprocessor doesnt receive IR signals. This is to avoid the Microprocessor from performing any operations during DCAM. (Digital Convergence Adjustment Mode) activity. ON SCREEN DISPLAY PATH: MICROPROCESSOR SOURCE FOR OSD: The On Screen Display signal path is shown with the normal OSD information such as Channel Numbers, Volume Graphic Bar, Main Menu, Service Menu, etc sent from the Main Microprocessor pins 34, 33 and 32, through buffers QY34, QY32 and QY29 to the Rainforest IY04 pins 26, 25 and 24. These are positive going pulses, about 5 V p/p and about 3uSec in length dependant upon there actual horizontal time for display. DCU (Digital Convergence Unit) SOURCE FOR OSD: The DCU has to produce graphics as well. When the Service Only switch is pressed, the Main Microprocessor knows the DCU is Busy as described before. Now the On Screen Display path is from the DCU pins 22, 21 and 20 to the Rainforest IY04 pins 24, 25 and 26. The output for the DCU OSD characters is output through the PDG connector pins (23 Dig Red, 27 Dig Green and 19 Dig Blue). These are routed to the PDS1 connector pins (1 Dig Red, 4 Dig Green and 8 Dig Blue). Then through their buffers, (QY26 Dig Red, QY25 Dig Green and QY24 Dig Blue). Then it arrives at the Rainforest IY04 at pins (21 Dig Red, 19 Dig Green and 18 Dig Blue). When a character pulse arrives at any of these pins, the internal color amp is saturated and the output is generated to the CRTs. Any combination for these inputs generates either the primary color Red, Green or Blue or the complementary color Red and Green which creates Yellow, Red and Blue which creates Magenta or Green and Blue which creates Cyan. OUTPUT STKs IK41 and IK40: These are output amplifiers that take the correction waveforms generated by the DCU and amplify them to be used by the Convergence Yoke assemblies for each color. RV is Red Vertical Convergence correction. Adjust the location either up or down for Red. RH is Red Horizontal Convergence correction. Adjust the location either left or right for Red. GV is Green Vertical Convergence correction. Adjust the location either up or down for Red. GH is Green Horizontal Convergence correction. Adjust the location either left or right for Red. BV is Blue Vertical Convergence correction. Adjust the location either up or down for Red. BH is Blue Horizontal Convergence correction. Adjust the location either left or right for Red. CONVERGENCE YOKES: Each CRT has a Deflection Yoke and a Convergence Yoke assembly. The Deflection manipulates the beam in accordance to the waveforms produced within the Horizontal and Vertical Deflection circuits. The Convergence Yoke assembly manipulates the Beam in accordance with the correction waveforms produced by the DCU. MAGIC FOCUS SENSORS AND INTERFACE: (8 Sensor Array). Each of the eight photo cells, called solar batteries in the service manual, have their own amps which develop the DC potential produced by the photo cells. Each amp is routed through the PDSE connector and arrives at the PDG connector on the DCU where the DCU converts this DC voltage to Digital signals. These digital signals are used only when the Magic Focus Button is pressed and Magic Focus runs or during Initialization of the sensors.
PAGE 06-03

MICROPROCESSOR: The Microprocessor is only involved in the Digital Convergence circuit related to disabling IR (Infrared Remote Control Signals). When the DCU is put into the Digital Convergence Adjustment Mode (DCAM) or Magic Focus, the Microprocessor ignores IR pulses. This is accomplished by the BUSY signal from the DCU. The BUSY signal is routed from the DCU pin 25 of the PDG connector, to the PDS1 connector pin 2, to pin 42 of the Microprocessor I004 telling the Microprocessor that the DCU is busy. The Micro then outputs a high from pin 55 where its inverted by Q031, level shifted by Q032 and input to pin 2 of IY05 to route the IR signal input on pin 1 to the output pin 17. Then to the PDS1 connector pin 3. And finally to the DCU via connector PDS pin 21. RAINFOREST IC (Video Processor). The Rainforest IY04 is only involved with the Digital Convergence circuit related to OSD and Velocity Modulation inhibit during Digital convergence OSD operation in which it blocks the Y from the main video. This is accomplished by DCU YS from pin 31 of the PDG connector to PDS1 pin 6 to QY22 to pin 2 of IY04 shutting off Main Luminance. SERVICE ONLY SWITCH: The Service Only Switch is located just in front of the DCU on the Deflection PWB. If the front speaker grill is removed and the front access panel is opened, the switch will be on the far left hand side. When this button is pressed with the TV ON, the DCU enters the Digital Convergence Adjustment Mode (DCAM). If the button is pressed and held down with the TV OFF and the power button is pressed, the Digital Convergence RAM is cleared. This turns off any influence from the DCU related to beam deflection. Magnetic centering, H and V size is performed in the mode as well as the ability to enter the 3X3, (9 adjustment points) mode. NOTE: The Digital Convergence Adjustment Mode DCAM can be entered by the Remote Control. Magic Focus must be able to run. Press Magic Focus button on front panel, while its running, press the Magic Focus button in and hold. Stop will be displayed. Press the INFO button on the remote while STOP is displayed. This is accomplished by the Micro. Outputting a Low from pin 50 to pin 6 of I009. The Low is output from here via pin 14 to the PDS1 connector pin 9. Then to the PDG connector pin 17. Placing the DCU in the DCAM mode. MAGIC FOCUS SWITCH: Located on the Front Control panel is the Magic Focus switch. When Magic Focus is activated by the customer pressing this switch, the DCU enters the MAGIC FOCUS adjustment mode described earlier. When the Customer presses the Magic Focus Switch, the low is sent to the Microprocessor I004 pin 45. The Microprocessor pin 44 then communicates with I009 pin 7 (Level Shift) and it outputs a low on pin 13 (Magic Sw). This low is routed through the PDS1 connector pin 5 to the DCU connector PDG pin 29. This starts the Magic Focus function. Also the Magic Focus can be started from the Customers Menu by this same process. CONVERGENCE MUTE: IK02 is the convergence mute IC. When the +28V line collapses when power is turned off, its possible that the output STKs could be damaged. To prevent this, IK02 monitors the +28V line. If it falls too low, pin 3 will output a Mute Lo signal to pin 1 of connector PDG on the Digital Convergence Unit. SPOT via QK04 will do the same thing. CUSTOMERS MANUAL DIGITAL CONVERGENCE ADJUST: This year, the Digital convergence can be adjusted in several ways by the customer. This is accessed from the Setup Menu and selecting Magic Focus Tune Up. Under the Magic Focus Tune Up menu, the customer can select Auto, 9 Point Manual or 117 Point Manual. They can also select the Magic Focus to run at turn off. (See Figure on next page). New for this year is the 9 point Manual adjustment mode for Red and Blue. They still have access to the 117 adjustment points for Red and Blue. (Green is fixed as reference). However, after adjusting using this process, the customer can no longer use Magic Focus. To regain Magic Focus operation, return to the Customers Setup Menu-Magic Focus Tune Up Menu and select AUTO. Magic Focus then becomes functional again, how(Continued on page 5)
PAGE 06-04

ever, any manual adjustment data is lost.
If 9 Point Manual Adjustment was Selected: This represents the Grid Display.
If 117 Point Manual Adjustment was Selected: This represents the Grid Display.
After making any adjustment in either 9 Point or 117 Point, press the EXIT key. Then the Manual Adjustment Mode Menu will appear. See Figure to the Right. At this point, the customer can make the following selections: Cancel: This will cancel any adjustments made and return the set to the condition it was in before any adjustments were made. Done: This will memorize the Customer's adjustment data. Back: This will return to the the Last Adjustment mode grid, either 9 Point or 117 Point so the customer can continue making adjustments. Reset: Puts the set back into the state of convergence it was in before making any adjustments..
PAGE 06-05
DP-4X CHASSIS "DIGITAL CONVERGENCE" INTERCONNECTION CIRCUIT DIAGRAM

IY05
1 17 2 6
Q032 Q031 QY17
45 MAG SW In (Lo) 55 DCU IR Out OSD B 34 OSD B OSD G OSD R Dig OSD B Dig OSD G Dig OSD R
I004
Signal PWB QY34 QY32 QY29
Rainforest
IY04
14
26 OSD B 25 OSD G 24 OSD R 18 Dig OSD B 19 Dig OSD G 21 Dig OSD R 2 YS3
I009 14 3.3V 6 13 -5V 7

BUSY
56 DCU IR Sel OSD G 33 50 Digicon Adj OSD R 32 44 Magic Sw Out Digicon 42 Busy In 6 IR
B G R
QY56 QY54
PSC
9
B To CRTs G R
QY24 QY25 QY26 QY22
13
Main Up
QY52
5
12
IR In
To Blue Convergence Yokes
Service Only
SK01
PPDC
SW+28P 15 Sw Adj 31 25 SW-28P BV BH GV 1 3 10 5 15 Mute 2 14 6 BV + 18 16 11 13 GV 9 7
CYV+ CYV-
PCB
1 3 6 4
PDS1
6
Sw Adj DCU YS Busy DK17 D Adj Dig R IR-In Dig G Dig B MAG SW DK16
Magic Focus
1 2 9 1 8 2 3 4 8
UKDG HC2611
PDCU
9 8 7 3
IK41
+ BH
CYH+ CYH-
13 10 8 14 33
SM09 Ft. Control PWB
17 D Adj 23 21 27 19 29 MAG SW
+ -
PCG
CYH+ CYH6
17 8 12 4 DK70 SW-28P
To Green Convergence Yokes
QM05 QM01 DM13
PFS
Stby +3.3V
MAG SW
5 7
34 38 42
From QK01 From IK01 Signal PWB
-5V +5V H Blk D Size
44 40 32 35 36
Digital Convergence Unit "DCU" "Mounted on Deflection PWB"
3 -5V 2 RK75 17 8 12 4 5 10 6 Mute 4 2 RV RH 4 6 5 15 2 14 RH GH + 18 CYV+ 16 11 13 9 + 7 CYV+ CYVCYH+ CYHCYV1
IR Out HMO1
IR Receiver 3 2
Sensor PWB
3 +5V
GH 6
PDSE
10 Gnd 9 8 7 6 5 4 3 2 1 S7 S6
V Blk +5V Digital From IK01

Gnd S7 S6 S5 S4 S3 S2 S1 S0
IK40
RV + -
PCR
1 3 4 6
To Red Convergence Yokes
13 16 18 20 22 24 26 28 30 "DCAM" Digital Convergence Adjustment Mode
PFT1 LED S0 ~S7 8 Total Sensors

3
S5 S4 S3 S2 S1 S0
RK09
Conv. Out PWB

QK04
Spot 1
PAGE 06-06
IR Out HMO2
IR Receiver
Mute
Deflection PWB
PDG
RK10 DK15
IK02
2
SW+28V
Mute "Lo"
RK12
RK11
DP-47 REMOTE CONTROL CLU-3842WL HL02062

When Convergence is adjusted by this Remote, this Remote must be changed to DCU mode. Remote begins in TV mode. While holding the "ENT" key, press "MENU" then "INFO" keys. TV LED will blink 3 times. Can not change Source Access. INITIALIZE (Aspect then Stop) Keys Pressed by itself produces extra lines at outside edge. ROM WRITE Press twice. CALCULATE REMOVE COLOR Outside Signal + Grid Outside Signal + Cursor Outside Signal w/o Cursor ADJUSTMENT DCU PHASE in DCAM then press EXIT MUTE Clears Warning Displays
C.C. INPUTS INFO MENU GUIDE EXIT
TV
DVD CBL
STB
PVR AMP
To return to normal TV mode. Remote begins in TV mode. Hold down the ENT key and enter 1345 (Hitachi Pre-Code). RASTER POSITION Volume Up and Down is a Wheel. Pressing acts as a button for MUTE. Channel Up and Down is a Wheel. Pressing acts as a button for FAV CH (Favorite Channel).
SOURCE ACCESS ENT
ASPECT DAY/NIGHT
PIP
SINGLE CROSSHAIR ROM READ Press twice. (Read Old ROM Data) CROSSHATCH / VIDEO (Press 5 Times)
SELECT
Toggles between Red and Blue Adjustment Mode GREEN Select 3X3 Mode (Press 5 Times) BLUE Select 13X9 Mode (Press 5 Times)
CH
(PUSH FOR FAV CH)
NOTE: Sensor Error Code place Remote and TV in DCAM,

VOL
press DAY/NIGHT then ADJUSTMENT POINT UP ADJUSTMENT POINT DOWN ADJUSTMENT POINT LEFT
(PUSH TO MUTE)
CH UP Moves Adjustment Point Counter Clockwise Spiraling Outward CH DW Moves Adjustment Point Clockwise Spiraling Outward ADJUSTMENT POINT RIGHT Removes Adjustment Marker RED Select 7X5 Mode (Press 5 Times)
1 4 7
2 5 8 0
3 6 9
LC
NOTE: The 3X3 mode can only be entered after the RAM is cleared. With Power Off press and hold the Service Only switch. Then Press the Power Button.
HITACHI
PAGE 06-07
DP-43 and DP-45 REMOTE CONTROL CLU-4341UG2 (p/n HL02071)

When Convergence is adjusted by this Remote, this Remote must be changed to DCU mode. Remote begins in TV mode. Press and hold the "TV" key. Press all at one time, "MENU, INFO and (-) DASH" keys. TV POWER DVD VCR CBL SAT To return to normal TV mode. Press and hold the "TV" key. Press the "0" then "1" keys. ROM WRITE ROM READ (Read Old ROM Data) SINGLE CROSSHAIR EXIT CROSSHATCH / VIDEO (5 Times) ADJUSTMENT CALCULATION NOTE: Sensor Error Code place in DCAM, place TV in DCAM, press DAY/NIGHT then
INPUTS BLUE Select 13X9 Mode (5 Times) REMOVE COLOR Outside Signal + Grid Outside Signal + Cursor Outside Signal w/o Cursor MENU
ASPECT
PIP
DAY/NIGHT
SELECT
VOL
FAV CH MUTE
CH
GUIDE INFO
GREEN Select 3X3 Mode (5 Times)
CURSOR UP CURSOR DOWN
1 4 7
2 5 8 0
3 6 9
LC
CH UP Moves Adjustment Point Counter Clockwise Spiraling Outward CH DW Moves Adjustment Point Clockwise Spiraling Outward CURSOR RIGHT Removes Adjustment Marker
CURSOR LEFT RED Select 7X5 Mode (5 Times)
INITIALIZE RASTER POSITION NOTE: The 3X3 mode can only be entered after the RAM is cleared. With Power Off press and hold the Service Only switch. Then Press the Power Button.
DCU PHASE
REC
HITACHI
NOTE: DCU Phase Press then the EXIT key
PAGE 06-08
DP-4X ADJUSTMENT MARKER ON AND OFF CONTROL

ADJUSTMENT MARKER ON AND OFF: Remote must be in Digital Convergence Adjustment Mode. See page 08-18. This function can improve view of adjustment point during Digital Convergence Adjustment Mode (DCAM). When the Service Only switch on the Def/Convergence PWB is pressed, the Digital Convergence Adjustment Grid appears. New for this year is the appearance of the Adjustment Point Marker. This Marker is demonstrated in Figure 1 by to two small solid lines that appear at the adjustment point. (See Figure 1)
Adjustment Point is Intersection of Dotted Lines
Marker is NOT displayed.
Figure 1 Press the LAST CH key on the Remote control, and the display only Normal Crosshatch appears. In this condition the two solid lines at the adjustment point disappears and the grid appears as previous years. The Adjustment Point now is the intersection of the dashed colored blinking lines. (See Figure 2)
Adjustment Point Identified by Marker
Adjustment Point Marker.
Figure 2 By repeatedly pressing the LAST CH key on the remote control, the display will toggle between Display Marker and Non-Display Marker grid.
PAGE 06-09
DP-4X ADJUSTMENT MARKER MOVEMENT USING CH DW KEY

ADJUSTMENT MARKER MOVES CLOCKWISE SPIRALING OUT BY CH DW KEY: Remote must be in Digital Convergence Adjustment Mode. See page 08-18. As always, the adjustment procedure should begin in the Center of the screen and work outward in a Clockwise spiral to the outside of the screen This give the best over all adjustment. New for this year is the activity of the adjustment point when the CH DW or CH UP key is pressed. The Adjustment point always begins in the Center position. (See Figure 1)
Adjustment Point Starts in Center
Adjustment Point Marker.
Figure 1 With each press of the CH DW (Channel Down) key on the Remote control, the adjustment point will move one position Clockwise from the Center. (See Figure 2). Here the Adjustment point (Cursor) has moved on Stopping Position Clockwise from Center.
Press CH DW (Channel Down) Marker Moves
Adjustment Point Marker Moves Clockwise Spiraling Outward.

Figure 2
PAGE 06-10
DP-4X ADJUSTMENT MARKER MOVEMENT USING CH DW KEY

ADJUSTMENT MARKER MOVES CLOCKWISE SPIRALING OUT BY CH DW KEY: (Continued from Previous Page) As can be seen in the Figure below, (See Figure 3) this identifies the first 25 stopping positions where the adjustment Point will stop with each press of the CH DW key on the Remote Control. This will continue until all 117 stopping positions have been accessed.
Press CH DW (Channel Down) Marker Moves
18 17 16 15 14
19 5 4 3 13
20 6
21 7 8
22 23 24 9 10 25
2 12
1 11
Adjustment Point Marker Moves Clockwise Spiraling Outward.

Figure 3
ADJUSTMENT MARKER MOVES COUNTER CLOCKWISE SPIRALING OUT BY CH UP KEY: With each press of the CH UP (Channel Up) key on the Remote Control, the adjustment point moves in a Counter Clockwise Spiral fashion to the outside of the screen. Or from the Outside of the screen back to the Center. NOTE 1: There are the following Stopping Point Modes: 117 (13X9) Mode (Default) or Entered by pressing Blue Select (INPUTS) Key 5 times. 35 (7X5) Move Entered by pressing Red Select (0) Key pressed 5 times. 9 (3X3) Mode (Only be entered with Cleared RAM) Entered by pressing Green Select (INFO) Key 5 times. NOTE 2: The Adjustment Point is still moved in the Conventional way by pressing the following keys; Move Up = (2) Key, Move Down = (5) Key, Move Right = (6) Key, Move Left = (4) Key NOTE 3: Selecting Colors to adjust; (INFO) selects Green Adjustment Mode, (0) selects Red Adjustment Mode and (INPUTS) selects Blue. NOTE 4: Adjusting the particular location is still accomplished by using the Remotes Cursor Keys, up, down, left and right.
PAGE 06-11
CONVERGENCE USING OUTSIDE SIGNAL SOURCE

Remote must be in Digital Convergence Adjustment Mode. See page 08-18. By superimposing the digital cross hatch on the main picture or the adjustment point on the main picture, adjustments can be made that are more specific to errors seen while observing the main picture instead of only the cross hatch pattern.
Marker (Adjustment Point)
Press the "Service Only" switch on the Deflection PWB to bring up the normal Convergence Cross Hatch pattern. (Figure 1).
Marker
Press the "Menu" button on the remote control. Only display color selected for adjustment. (Note Green always appears), in this case, Red is selected, so Red and Green (yellow) lines appears. (Figure 2).
Marker
Press the "Menu" button again and the Crosshatch appears on the main picture. (Figure 3).
Marker
Press the "Menu" button again, Marker plus Box marker appears on the main picture. (Figure 4).
Only Box Marker
Press the "Menu" button again, only Box marker appears on the main picture. (Figure 5).
By pressing the "Menu" button, this cycle will repeat.
PAGE 06-12
MAGIC FOCUS ERROR CODES FOR THE DP-4X CHASSIS

CONVERGENCE ERRORS: Remote Must be in DCAM. See page 08-18. If an error message or code appears while performing MAGIC FOCUS or initialize (ASPECT) then Digital Convergence Adjustment Mode, follow this confirmation and repair method. 1) Turn on Power and receive any signal. 2) Press the Service Only Switch on the Deflection / Convergence Output PWB. 3) Press DAY/NIGHT button on the Remote Control. button on the remote control. 4) Then press the STOP 5) Error code will be displayed in bottom right corner of screen. If there is no error Green Dots will appear on screen. ERROR!! Error Code X 6) Follow repair table for errors. ERROR!!.
Application Error Code 1 2 *2 Error Display Code VF Error Connect 1 Replace DCU 1. 2. 3. 4. 5. 6. 7. 8. 9. Darken Outside Light Placing of Sensor Is pattern hitting sensor? Check connection and solder bridge of sensor Replace Sensor. Replace Sensor PWB. Sensor Connector check. Replace DCU. Adjustment check (H/V size, centering, R & B Offset, DCU Character and Sensor Position). Countermeasure Initialize Magic Focus
in
CONNECT 1!
Error Message
No. 1
Sensor Position
SENSOR POSITION 0 7 1 2 3 5 4
3*2 4
A/D Level Over Flow
Same as Error Code 2 1. 2. 3. Check the placement Adjustment check (H/V size, centering, R & B Offset, DCU Character and Sensor Position). Conv. Amp. Gain check*1 (check resistor values only)
X X
X 6 X
5 7 9 10
Convergence Operation Connect 2 Noise
Same as Error Code 4 Same as Error Code 4 Same as Error Code 2 Input strong field. Strong signal. Check the wiring of connector between sensor and DCU Input strong field. Strong signal. Check the wiring of connector between sensor and DCU
X X X X
X X X X X
11
Sync
*1 = RK 53, 54, 57, 58, 61, 62, 65, 66, 69, 70, 73 and 74 check these resistors. *2 = Sensor
PAGE 06-13
BLANK PAGE
CHASSIS PICTURES
SECTION 07
BLANK PAGE
DP-4X CHASSIS PICTURES

(08) DP-4X Main Chassis Picture This picture shows the DP-4X Main Chassis. The main difference from previous chassis is the addition of a Convergence Output PWB, Tuner PWB, Sub Deflection PWB and HDMI Module.
Digital Module Convergence Output PWB Sub Power Supply PWB HDMI
Antenna Switch
Tuner PWB
Flex
DCU
Sub Deflection PWB
Audio Output PWB
This picture shows a closer view of the DP-4X Signal PWB. The main difference from previous chassis is the addition of a Tuner PWB and HDMI Module. Note too that the Antenna Switch controls the RF to the Main and Sub Tuners as well as the RF to the ATSC Tuner in the Digital Module. Digital Module Sub Power Supply PWB HDMI Antenna Switch
Tuner PWB
Flex
Audio Output PWB
PAGE 07-01

(08) DP-4X Main Chassis Picture Continued. This picture shows a closer view of the DP-4X Deflection PWB. The main difference from previous chassis is the addition of a Convergence Output PWB and the Sub Deflection Module. The Sub Deflection Module contains the Vertical Drive generation IC and the Side Pin Op Amps.
Convergence Output PWB
DCU
Sub Deflection PWB
This picture shows a close up view of the DP-4X Convergence Output PWB using STK-394-250 ICs.
PAGE 07-02

(08) DP-4X Main Chassis Picture Continued. This picture shows a close up view of the DP-4X Digital Convergence Unit (DCU). p/n CS00831A.
Digital Convergence Unit (DCU)
This picture shows a close up view of the DP-4X Sub (Signal) Power Supply. This PWB is plugged directly into the Signal PWB and supplies the low voltage power supplies needed for the chassis. It also supplies AC to the Deflection Power Supply on the Deflection PWB.
Sub Power (Signal Power) PWB
PAGE 07-03

(08) DP-4X Main Chassis Picture Continued. This picture shows a close up view of the DP-4X Tuner PWB. This PWB contains the Main and Sub NTSC Tuners. Tuner PWB Main and Sub NTSC Tuners
HDMI COMPARED TO DVI: This picture shows a close up view of and HDMI to DVI adapter cable. The primary difference between the two is that HDMI includes Audio. Remember that DVI (without Audio) is compatible with HDMI and HDMI can adapt to DVI with the correct adaptors. Of course, HDMI to DVI will have no Audio. The DP-47 will have two HDMI input.
DVI
HDMI
PAGE 07-04

This picture shows a close up view of the DP-43 Rear Panel. (1) ANTENNA INPUTS: Antenna A: feeds the Main Tuner and Sub (PinP) Tuner. When switched to Antenna B, the RF from Antenna A is output "Out To Converter" The Main Tuner now receives it's RF input from Antenna B. The Sub PinP Tuner does not receive RF inputs from Antenna B. (2) AUDIO INPUTS: For inputs 1, 2, 3 and 4. (3) MONITOR OUT: What ever has been selected for the Main Picture will be available on the Monitor Out. S-Out is only available when S-In is used. Audio to Hi-Fi can be set by the customer's Menu to be either; Fixed: Use this for feeding Audio Out to an external Audio Decoder. Variable: Do not use for external Audio Decoder. This output is volume controlled. (4) COMPOSITE or S-IN INPUTS THREE and FOUR. (5) COMPONENT INPUTS ONE and TWO. (6) HDMI INPUT. See page 07-04 for an example of the comparison between HDMI and DVI from the previous models.. HDMI is the next generation from DVI.(7) RS232C. For use with third party home Audio/Video control systems which are commercially available (7) RS232C. For use with third party home Audio/Video control systems which are commercially available.
PAGE 07-05

This picture shows a close up view of the DP-45 Rear Panel. (1) ANTENNA INPUTS: Note that the main difference from previous models is that there are only to F59 (RF) inputs. Antenna A feeds the Main Tuner, Sub (PinP) Tuner and the ATSC Tuner. When switched to Antenna B, the RF feeds the Main Tuner and the ATSC Tuner. The Sub PinP Tuner does not receive RF inputs from Antenna B. (2) AUDIO INPUTS: For inputs 1, 2, 3 and 4. (3) MONITOR OUT: What ever has been selected for the Main Picture will be available on the Monitor Out. S-Out is only available when S-In is used. Audio to Hi-Fi can be set by the customer's Menu to be either Fixed: Use this for feeding Audio Out to an external Audio Decoder. Variable. Do not use for external Audio Decoder. This output is volume controlled. (4) COMPOSITE or S-IN INPUTS THREE and FOUR. (5) COMPONENT INPUTS ONE and TWO. (6) HDMI INPUT. See page 07-04 for an example of the comparison between HDMI and DVI from the previous models.. HDMI is the next generation from DVI. (7) OPTICAL AUDIO OUT. Any audio signal is routed back into the Digital Module and is available as Optical Audio Out. Note: There is no Dolby decoder in this set. Any Dolby decoding must be performed using an external device. Optical Audio Out will have Dolby encoding is available for the source. (8) MULTI-MEDIA SLOT:. This is for upgrading the Digital Module in the future. (This is not for Photos). (9) RS232C. For use with third party home Audio/Video control systems which are commercially available. (10) TV AS CENTER: These jacks are for stereo amplifiers with center signal output capability. This feature allows the TV speakers to be used as a center speaker. The TV must be set as a center channel by selecting TV as Center on the Internal Speakers Settings of the Audio Menu (11) POD is the Purchase on Demand slot for Cable Television purchase of Pay for View Movies.
PAGE 07-06

This picture shows a close up view of the DP-47 Rear Panel. (1) ANTENNA INPUTS: Note that the main difference from previous models is that there are only to F59 (RF) inputs. Antenna A feeds the Main Tuner, Sub (PinP) Tuner and the ATSC Tuner. When switched to Antenna B, the RF feeds the Main Tuner and the ATSC Tuner. The Sub PinP Tuner does not receive RF inputs from Antenna B. (2) AUDIO INPUTS: For inputs 1, 2, 3 and 4. (3) MONITOR OUT: What ever has been selected for the Main Picture will be available on the Monitor Out. S-Out is only available when S-In is used. Audio to Hi-Fi can be set by the customer's Menu to be either Fixed: Use this for feeding Audio Out to an external Audio Decoder. Variable. Do not use for external Audio Decoder. This output is volume controlled. (4) COMPOSITE or S-IN INPUTS THREE and FOUR. (5) COMPONENT INPUTS ONE and TWO. (6) HDMI INPUT. See page 07-04 for an example of the comparison between HDMI and DVI from the previous models.. HDMI is the next generation from DVI. (7) OPTICAL AUDIO OUT. Any audio signal is routed back into the Digital Module and is available as Optical Audio Out. Note: There is no Dolby decoder in this set. Any Dolby decoding must be performed using an external device. Optical Audio Out will have Dolby encoding is available for the source. (8) MULTI-MEDIA SLOT:. This is for upgrading the Digital Module in the future. (This is not for Photos). (9) RS232C. For use with third party home Audio/Video control systems which are commercially available. (10) TV AS CENTER: These jacks are for stereo amplifiers with center signal output capability. This feature allows the TV speakers to be used as a center speaker. The TV must be set as a center channel by selecting TV as Center on the Internal Speakers Settings of the Audio Menu (11) POD is the Purchase on Demand slot for Cable Television purchase of Pay for View Movies.
PAGE 07-07
BLANK PAGE
DP-4X CHASSIS ADJUSTMENTS

SECTION 08
BLANK PAGE
DP-4X SERVICE ADJUSTMENT ORDER PREHEAT BEFORE BEGINNING

Adjustment Index --------------------------------------------------------------------------------------------- 08-01 Adjustment Magnet Locations ---------------------------------------------------------------------------- 08-02 ORDER OF ADJUSTMENT: 01 Pre HEAT (30 Minutes) ---------------------------------------------------------------------------------- 08-03 02 Cut Off ------------------------------------------------------------------------------------------------------ 08-04 03 Pre Focus Lens and Static ----------------------------------------------------------------------------- 08-05 04 DCU Phase Data Setting ------------------------------------------------------------------------------- 08-06 05 Horz. Position Adjust (Coarse) ------------------------------------------------------------------------ 08-07 06 Raster Tilt -------------------------------------------------------------------------------------------------- 08-08 07 Beam Alignment ------------------------------------------------------------------------------------------ 08-09 08 Raster Position (Red and Blue Offset) -------------------------------------------------------------- 08-10 09 Beam Form ----------------------------------------------------------------------------------------------- 08-11 10 Side Pin Adjust ------------------------------------------------------------------------------------------- 08-12 11 Vertical Size Adjust -------------------------------------------------------------------------------------- 08-13 12 Horz. Size Adjust ----------------------------------------------------------------------------------------- 08-14 13 Trapezoid Adjust ----------------------------------------------------------------------------------------- 08-15 14 Lens Focus Adjust --------------------------------------------------------------------------------------- 08-16 15 Static Focus Adjust ------------------------------------------------------------------------------------- 08-17 DIGITAL CONVERGENCE: 16 Digital Convergence Adjustments Things You Should Know --------------------------------- 08-18 Read From ROM before making and Digital Convergence Adjustments ------- 08-19 17 CLU3842WL Remote Control ------------------------------------------------------------------------ 08-20 18 CLU4341UG2 Remote Control ---------------------------------------------------------------------- 08-21 19 51 Inch Overlay Dimensions -------------------------------------------------------------------------- 08-22 20 57 Inch Overlay Dimensions -------------------------------------------------------------------------- 08-23 21 65 Inch Overlay Dimensions -------------------------------------------------------------------------- 08-23 22 Using Outside Signal and Grid when adjusting Convergence ------------------------------- 08-24 23 DCU Character Set Up -------------------------------------------------------------------------------- 08-25 24 DCU Pattern Set Up ------------------------------------------------------------------------------------ 08-26 25 Raster Position ------------------------------------------------------------------------------------------- 08-27 26 Convergence Adjustment Procedure --------------------------------------------------------------- 08-28 27 Error Message ------------------------------------------------------------------------------------------- 08-29 ADJUSTMENT CONTINUED: 28 Blue Defocus ---------------------------------------------------------------------------------------------- 08-30 29 Sub Brightness Adjustment ---------------------------------------------------------------------------- 08-31 30 White Balance Adjustment ---------------------------------------------------------------------------- 08-32 White Balance Flow Chart ----------------------------------------------------------------------------- 08-33 31 Sub Picture Adjustment -------------------------------------------------------------------------------- 08-34 32 Horz. Position Adjust (Fine) Magnet Locations -------------------------------------------------- 08-35 It is necessary to follow the order when performing a complete alignment on the DP-4X chassis. How To Enter the Service Menu: To access Service Menu press and hold INPUT key on Control Panel and then press POWER key on control panel to access I 2 C adjustment mode. Signals used on main picture. (NTSC, SDTV 480p 16:9 or HDTV 1080i 16:9). Some menu pages have I 2 C adjustments for SDTV and HDTV. The set will automatically allow you to set these items only when a SDTV or HDTV signal is input to the COMPONENT jacks on the back of the TV. To see how to place remotes into Digital Convergence Adjustment Mode (DCAM) see page 08-18.
PAGE 08-01
BLANK PAGE
DP-4X MAGNET AND YOKE LOCATION
DP-4X MAGNETS Adjustment Points
FRONT
RED CRT
GREEN CRT
BLUE CRT
4 4 5 6 4 5 5
(1) Centering magnet RED (2) Centering magnet GREEN (3) Centering magnet BLUE (4) Beam Form Magnets
(5) Beam Alignment magnets (6) Focus Block Assembly RED, GREEN & BLUE FOCUS CONTROLS Also: SCREEN CONTROLS for RED, GREEN & BLUE
PAGE 08-02
DP-4X CHASSIS PRE-HEAT RUN ADJUSTMENTS 3. Video Controls in Factory Allow set to operate at least PRESET EACH Reset condition. ADJUSTMENT VR TO 30 Minutes before beginCONDITION AS SHOWN: ning adjustments. 1) Screen VR on Focus Pack. Pre Set fully counter clockwise. 2. Focus VR on Focus Pack. Pre Set fully clockwise.
SCREEN VR
FOCUS VR
Screen VR
G Focus VR
FOCUS PACK
Projection Front View
RED CRT
GREEN CRT
BLUE CRT
PAGE 08-03
DP-4X CHASSIS CUT-OFF (SCREENS) ADJUSTMENT

ADJUSTMENT PREPARATION: Pre Heat Run should be finished. Room Light should be minimal. ADJUSTMENT PROCEDURE: 1. Go to I2C ADJ. Mode. (With power Off, press the INPUT button on front panel and then press the POWER ON button then release. The Service Menu is displayed.) 2. Choose SERVICE item [1] of I2C ADJ. Mode. Select CURSOR RIGHT and the Vertical will collapses. 3. Adjust any Screen VR. Screen VR should be turned clockwise gradually until that particular color is barely visible. 4. Repeat for the other two colors. 5. Exit SERVICE MODE by pressing the CURSOR LEFT on remote. 6. Exit SERVICE MENU by pressing the MENU key on remote.
Screen VR
G Focus VR
FOCUS PACK
RED CRT
GREEN CRT
BLUE CRT
PAGE 08-04
DP-4X CHASSIS PRE-FOCUS ADJUSTMENT
ADJUSTMENT PREPARATION: A) Pre Heat Run should be finished. FOCUS ADJUSTMENT: 1) Short the 2pin subminiature connector on the CRT PWB (PTS), to remove any color not being adjusted and adjust one color at a time. (The adjustment order of G, B and R is just an example.)
2) Adjust the Focus VR for Green until Focus is achieved. (A Fine Adjustment will be made later.) 3) Repeat for Blue. 4) Repeat for Red.
NOTE: PTSR connector on RED CRT PWB. PTSG connector on GREEN CRT PWB. PTSB connector on BLUE CRT PWB.
Screen VR
G Focus VR
FOCUS PACK
RED CRT
GREEN CRT
BLUE CRT
PAGE 08-05
DP-4X CHASSIS DCU CROSSHATCH PHASE ADJUSTMENT Adjustment Preparation: Cut Off adjustment should 6) Adjust data value using the keys indicated in the be finished. chart, until the data Video Control: Brightness matches the values 90%, Contrast Max. indicated in the chart. Adjustment Procedure: Saving the Data: NORMAL MODE 1) Receive any NTSC signal. 7) Press the EXIT key. Crosshatch appears. 2) Screen Format is Normal 3) Press the SERVICE 8) Press the CC key on the CLU3842WL Remote, or ONLY switch on the Deflection / Convergence the Fast Forward Key on PWB to enter DCAM. the CLU4341UG2 Remote. Extra line disap4) Press the CC key on the CLU3842WL Remote, or pears. the Fast Forward* Key 9) Press ASPECT key on the CLU4341UG2 ReTWICE to store the mote. Extra line appears. information. 5) Then press the EXIT key. 10)When Green dots are displayed, press the (This is the Phase adjustment mode). MUTE key twice to return to DCAM grid.
11)Press the Service Only Switch to return to Normal Mode.
NOTE: *DCAM stands for (Digital Convergence Adjustment Mode)
*Fast Forward Key
NORMAL PHASE MODE Chassis All ADJUST USING 4 and 6 keys on Remote 2 and 5 keys on Remote Cursor Left and Right on Remote Cursor Up and Down on Remote Address PH-H PH-V CR-H CR-V Data Value F4 07 35 14
New Remote Controls. (CLU-3842WL or CLU-4341UG2) The Remotes must be placed into *DCAM To enter the Remote Control into DCAM see page 08-18. *DCAM = Digital Convergence Adjustment Mode.
PAGE 08-06
DP-4X HORIZONTAL CENTER ADJUSTMENT (COARSE) Adjustment Preparation: Video Controls in the Factory Reset state. Adjustment Procedure NORMAL MODE: 1) Receive an (NTSC) crosshair signal. 2) Press the SERVICE ONLY switch on the Deflection PWB and display the Digital Convergence Crosshatch pattern. 3) Mark the center of the Digital Convergence Crosshatch Pattern with finger. 4) Press the SERVICE ONLY switch to return to normal mode. 5) Enter the I2C Service Menu* and select Item H POSI and adjust the data so that the center of Video matches the location of the Digital Crosshatch pattern noted in step {3}. 6) Exit from the I2C Menu. Adjustment Procedure (1080i 16:9) HD MODE: 1) Receive a 1080i (HDTV) crosshair signal. 2) Press the SERVICE ONLY switch on the Def/Convergence PWB and display the Digital Convergence Crosshatch pattern. 3) Mark the center of the Digital Convergence Crosshatch Pattern with finger. 4) Press the SERVICE ONLY switch to return to normal mode. 5) Enter the I2C Service Menu* and scroll to Item H POSI. 6) Press SELECT key, then H POSI H is displayed. (This means the 1080i mode is entered. If Select isn't pressed, H POSI H will not appear). Adjust the data so that the center of Video matches the location of the Digital Crosshatch pattern noted in step {3}. 7) Exit from the I2C Menu. NOTE: To enter the I2C Bus alignment menu, with Power Off, press the INPUT button and hold it down, then press the POWER button and release. I2C adjustment menu will appear.
PAGE 08-07
DP-4X CHASSIS TILT (RASTER INCLINATION) ADJUSTMENT
Adjustment Preparation: The set can face any direction. Receive the Cross-Hatch Signal VIDEO CONTROLS: Factory Preset. SCREEN FORMAT: should be NORMAL mode. The lens focus should have been coarse adjusted. The electrical focus should have been coarse adjusted. The Digital Convergence RAM should be cleared. (Turn power off, press and hold the SERVICE ONLY switch on the Convergence PWB, then press the POWER button).
After Completion: 8) Tighten DY Yoke Screws to 12+/-2 kg-cm. 9) REMOVE ALL COVERS or SHORTS on the PTS RED: connectors. 4) Remove cover or PTS short from RED CRT and 10)Turn the power off. align RED with GREEN. 5) [+/- 1mm tolerance when compared to Green]
Adjustment Procedure : GREEN: 1) Apply covers to the RED and BLUE lenses or short the 2P Sub Mini connector [PTS] on R&B CRT PWB to produce only GREEN. 2) Turn the Green deflection yoke and adjust the TILT until the green is level. 3) [+/- 2mm tolerance]. See diagram.
BLUE: 6) Remove cover or PTS short from BLUE and cover the RED CRT. Align BLUE with GREEN. 7) [+/- 1mm tolerance when compared to Green]
l =< 2mm
l
Vertical Center axis of Cross-Hair signal
PAGE 08-08
DP-4X CHASSIS BEAM ALIGNMENT ADJUSTMENT

2) Put Green (G) tube beam alignment magnet to the cancel state as shown in Figure 1. 3) Turn the Green (G) static focus VR counterclockwise all the way and make sure of position of cross hatch center on screen. 4) Turn Green (G) static focus VR clockwise all the way. 5) Turn two Beam alignment magnet in any desired direction and move cross hatch center to position found in Adjustment procedure: step (3). (See Figure 2 be1) Green (G) tube beam alignlow). ment adjustment: 6) If image position does not Short-circuit 2P subminiature shift when Green static focus connector plug pins of Red VR is turned, adjustment (R) and Blue (B) on the CRT complete. boards and project only 7) If image position does Green (G). Preparation for adjustment: Pre Heat, Pre-optical focus, DCU Phase Data, H. POSI Course and Raster Tilt adjustment should be completed. Brightness: 90% Contrast Max. Receive cross hatch signals, or dot pattern RASTER TILT adjustment should be finished. SCREEN FORMAT should be NORMAL mode. move, repeat steps [2] through [6]. Conduct beam alignment for Red and Blue in the same way. Red (R) focus on focus pack. Blue (B) focus on focus pack. Upon completion of adjustment, place a small amount of white paint on the beam alignment magnets, to assure they dont move. (If available).
8)
9) 10) 11)
Figure 1
PICTURE TUBE SIDE
ADJUSTMENT BEAM SHAPE & TABS ALIGNMENT MAGNET 4-POLE BEAM SHAPE CORRECTION MAGNET ZERO FIELD SPACER (NO ADJUSTMENT)
The figure shows that the long and short knobs of the 2P magnet are aligned, this is the cancel state. Figure 2 NOTE: This is the Centering Magnet not the Beam Alignment Magnets. This is just shown for reference, but the principle remains the same.
2-POLE BEAM ALIGNMENT MAGNET
PAGE 08-09
DP-4X CHASSIS RED AND BLUE RASTER OFFSET ADJUSTMENT

INFORMATION: Raster Offset is necessary to conserve Memory allocation. It is very important to remember that the Red is offset Left of Center and Blue is offset Right of center. Please use the following information to accurately offset Red and Blue from center. Also see Overlay Dimensions for further details. Preparation for adjustment: With Power Off, press the Service Only switch on the Deflection/Convergence PWB. While holding the Service Only Switch down, press the Power On button and Release. DCU Grid will appear without convergence correction. NOTE: After entering DCAM, with each press of the Service Only Switch, the picture will toggle between Video mode and DCU Grid. Video Control should be set at Factory Preset condition. Static Focus adjustment should be finished. Adjustment Procedure 1. Turn the centering magnets of Red, Green and Blue and adjust so that the center point of the cross-hatch pattern satisfies the diagram and Offset Value Table below. (DCU data is cleared). Remember Green is Centered. Red is to the left of Green and Blue is to the right of Green as indicated below. All Vertical positions are geometric center of screen. Parameters are +/- 2mm.
Offset Value Table
SCREEN SIZE 51 inch 57 inch 65 inch Red Geometric Vertical Center Red Offset
Red Offset 20mm 20mm 20mm Blue
Blue Offset 25mm 25mm 25mm
Blue Offset Green
Geometric Horizontal
PAGE 08-10
DP-4X BEAM FORM ADJUSTMENT

BEAM SHAPE (FORM) Preparation for adjustment Adjustments procedure: 5) Also adjust the Red and Blue 1) Green CRT beam shape CRT beam shapes according adjustment. IMPORTANT: Screen format to the steps (1) to (4). 2) Short-circuit 2P sub-mini should be NORMAL. connectors on Red and Blue 6) After the adjustment is Pre Heat, Cut-Off, Pre-optical completed, return R, G and B CRT PWB to project only the focus, DCU Phase Data, H. static VRs to the Best Focus Green beam. Pos Course, Raster Tilt, Beam point. 3) Turn the green static focus Alignment, Raster Position, VR fully clockwise. Vertical and Horizontal Size 4) Make the dot at the screen adjustment should be comcenter a true circle, using the pleted. 4-Pole magnet shown in Brightness: 90%, Contrast: Figure 2 below. Max. Input a NTSC DOT signal.
PICTURE TUBE SIDE
ADJUSTMENT TABS
4-POLE BEAM SHAPE CORRECTION MAGNET ZERO FIELD SPACER (NO ADJUSTMENT)
a
Figure 1 Figure 2
2-POLE BEAM ALIGNMENT MAGNET
PAGE 08-11
DP-4X SIDE PIN ADJUSTMENT

ADJUSTMENT PREPARATION: Receive an NTSC signal. VIDEO control should be set at Factory Preset condition. BEAM FORM adjustment should be finished. ADJUSTMENT PROCEDURE: 1) Press the SERVICE ONLY button on the DEF/CONV PWB and the MUTE key on Remote Control at the same time. Clears the DCU RAM and brings up a single crosshair. 2) Press and hold the MENU button on the front panel for 3 seconds. The I2C menu appears and Crosshair changes to Crosshatch (Green). 3) Choose EW PARA (Side Pin) item by using the Remote's thumb stick down button. 4) Adjust SIDE PIN as follows by using the Remote's Thumbstick left and right key. 5) Left and right side edge of vertical DCU crosshatch line should be straight. Make the lines as straight as possible even if there's a little pin error.
Left and Right side of DCU crosshatch should be straight. If the sides can not be made straight, make as straight as possible.
NOTE: If you are continuing with Service Adjustments, do not Power Off the set. Leave the Set in this condition, (Cleared DCU RAM and the I2C Menu displayed.
PAGE 08-12
DP-4X VERTICAL SIZE ADJUSTMENT

If you are continuing from previous adjustment (Side Pin) begin at step (3).
5) Use the Thumbstick to VERTICAL SIZE: 1) Receive an NTSC sigscroll down to V Size. 6) Adjust V Size Data nal. using the Thumbstick 2) With Power on, press Left and Right. the Service Only switch on the Def/Conv. PWB. 7) Adjust Vertical Size while measuring the diswhile holding the MENU tance as shown in the key on the remote. Then Data in the Table press the MENU button Below. on the front Control Panel for 3 Seconds. This will bring up the Cleared RAM and the Service Menu. 3) Select GREEN by pressing the (INFO) key. 4) Press the MENU button to remove Red and Blue. VERTICAL SIZE
NOTE: Centering magnet may be moved to facilitate. Distance is important, not centering. NOTE: Do not use the Hash marks on the Overlay as they may be incorrect and/or the Vertical Size specifications may change to improve performance.
Top and Bottom Lines
Screen Size 51 inch 57 inch 65 inch
L=
560 mm 625 mm 710 mm
PAGE 08-13
DP-4X HORIZONTAL SIZE ADJUSTMENT

If you are continuing from previous adjustment (V Size) begin at step (3).
HORIZONTAL SIZE: 1) Receive an NTSC signal. 2) With Power Off, press the Service Only switch on the Def/Conv. PWB. while holding the MENU key on the remote. Then press the MENU button on the front Control Panel for 3 Seconds. This will bring up the Cleared RAM and the Service Menu. 3) Select GREEN by pressing the (INFO) key.
4) Press the MENU button to remove Red and Blue. 5) Use the Thumbstick to scroll down to H Size. 6) Adjust H Size Data using the Thumbstick Left and Right. 7) Adjust Horizontal Size Data while observing the screen to match sizes in the Table Below.
NOTE: Centering magnet may be moved to facilitate. Distance is important, not centering. NOTE: Do not use the Hash marks on the Overlay as they may be incorrect and/or the Horizontal Size specifications may change to improve performance.
Screen Size 51 inch (16X9 Aspect) 57 inch (16X9 Aspect) 65 inch (16X9 Aspect)
L=
1070 mm 1195 mm 1365 mm PAGE 08-14
DP-4X TRAPEZOID ADJUSTMENT

If you are continuing from previous adjustment (H Size) begin at step (3).
ADJUSTMENT PREPARATION: Receive an NTSC signal. VIDEO control should be set at Factory Preset condition. BEAM FORM adjustment should be finished. Convergence should not be corrected.
ADJUSTMENT PROCEDURE: 1) SERVICE button on the Deflection PWB is pressed and press MUTE key on Remote Control at the same time. 2) Press and hold the MENU button on the front panel for 3 seconds. Then I2C menu appears. 3) Choose EW TRAP (TRAPEZOID) item by using the thumb stick up and down.
4) Adjust TRAPEZOID as follows by using the thumb stick left and right. 5) Make the lines as straight as possible even if there's a little error.
6) After adjustment, press EXIT key on Remote Control then press the Service Only switch to exit the DCU crosshatch.
Left and Right side of DCU crosshatch should be straight. If the sides can not be made straight, make as straight as possible.
PAGE 08-15
DP-4X LENS FOCUS ADJUSTMENT 4) After completing optical ample.) focus, tighten the fixing 2) (See Figure 1) Loosen screws for each lens. the fixing screw on the 5) When adjusting the lens assembly so that Receive the Cross-hatch Green Optical focus, be the lens cylinder can be pattern signal. very careful. Green is turned. (Be careful not The electrical focus adthe most dominant of to loosen the screw too justment should have the color guns and any much, as this may been completed. error will be easily seen. cause movement of the Deflection Yoke tilt lens cylinder when tight- 6) Repeat Electrical Focus should have been adif necessary. ening.) justed. 3) Rotate the cylinder back Brightness = 50% and forth to obtain the Contrast = 60% to 70% best focus point, while observing the CrossAdjustment procedure Hatch. (Observe the center of the screen). 1) Short the 2 pin subminiature connector on the CRT P.W.B. TS, to Hint: Located just below produce only the color the screen are the two being adjusted and adwooden panels. Rejust one at a time. (The move the panels to aladjustment order of R, low access to the focus G and B is just an exrings on the Lenses. Preparation for adjustment
FIXING SCREW Or FIXING WING NUT
LENS ASSEMBLY R, G, B.
Le
Figure 1 PAGE 08-16
ns
C yl in d
er
DP-4X STATIC FOCUS ADJUSTMENT ADJUSTMENT PREPARATION: Pre Heat Run should be finished. FOCUS ADJUSTMENT: 2) Adjust the Focus VR for 1) Short the 2pin subRed until maximum miniature connector on Focus is achieved. the CRT PWB (PTS), to remove any color not 3) Repeat for Blue and being adjusted and Green. adjust one color at a time. (The adjustment order of R, G and B is just an example.)
Screen VR
Screen VRs
R G Focus VR B
Focus VRs
R G B
FOCUS PACK
RED CRT
GREEN CRT
BLUE CRT
PAGE 08-17
THINGS TO KNOW IN THE DP-4X CHASSIS FOR DIGITAL CONVERGENCE

The Digital Convergence Process is very similar to the Previous chassis. However, there are some difference that need attention. New Remote Controls. (CLU-3842WL or CLU-4341UG2) The Remotes must be placed into *DCAM (See Note 2). before using them for Digital Convergence adjustments. New Control for the Adjustment Point Marker. It can be turned on or off. Last Channel (LAST CH) toggles from Cross marker to old style of Cursor blinking crosshair. New Addition to the Adjustment process that automatically moves the Adjustment point Clockwise or Counter Clockwise from the center outward in a spiral fashion or for the outside back towards the middle. Channel Up moves Clockwise and Channel Down moves Counter Clockwise. Using an Outside Signal in conjunction with the Grid or by itself for fine tuning adjustments. Pressing the MENU key on the remote during DCAM will toggle in the following order, Normal DCU Grid, Turns of Color or Colors not being adjusted (except Green), Picture and DCU Grid, Picture with cursor, Picture with square marker at adjustment point, back to DCU Grid normal. New Sensor Error Messages. TO ENTER DIGITAL CONVERGENCE ADJUSTMENT MODE WITHOUT REMOVING THE SPEAKER GRILL: 1) Press the Magic Focus button on the front control panel. 2) While Magic Focus is running, press the Magic Focus button again. STOP appears. 3) While STOP is still on the screen, press the INFO button on the remote control. 4) This enters the DCAM. (Remember, remote control must be placed in the DCAM mode before adjusting the Convergence. (CLU-3842WL or CLU4341UG2) 5) After adjustments SAVE the data. 6) INITIALIZE the Sensors. 7) Press EXIT 8) Press the POWER button on the front control panel.
Note: * DCAM means Digital Convergence Adjustment Mode. NOTE 2: To enter the Remote Control into DCAM do the following; FOR CLU-3842WL 1) Remote must be in the TV mode to begin. 2) Press and hold down the ENT Key 3) Press the MENU and then INFO key. 4) Remote TV LED will blink 3 times to indicate remote in the DCAM. 5) To Return the Remote Control to the normal mode after convergence adjustments are complete, press and hold down the ENT key and enter 1345 to select Hitachi codes. FOR CLU-4341UG2 1) Remote must be in the TV mode to begin. 2) Press and hold down, TV Key. 3) Press all at one time, MENU, INFO and the (-) DASH Keys. Release all keys. 4) To Return the Remote Control to the normal mode after convergence adjustments are complete, press and hold down the TV key and enter 0 then 1 Keys. Note: * DCAM means Digital Convergence Adjustment Mode.
PAGE 08-18
DP-4X CHASSIS READ FROM ROM NOTES BEFORE MAKING ANY DIGITAL CONVERGENCE ADJUSTMENTS EXAMPLE: Sometimes the Magic Focus will not run correctly and will return an error code.
Heat Run the set for at least 20 minutes. Sometimes after Magic Focus is run but Do not run Magic Focus before the 20 the convergence appears off after minutes have passed. completion. MAKE A OTHER IMPORTANT INFO: DETERMINATION: 1) There are many situations where the Many times after a complete adjustment, digital convergence looks as thought it when initializing the Magic Focus may need a convergence adjustment. sensors, an error code will appear, overflow, Error 4, etc 2) Be sure that it really does before When this happens, most of the time it is beginning. because some critical adjustments were 3) READ FROM OLD ROM DATA: 4) In any Hitachi Digital convergence set, overlooked or skipped. The below adjustments are very critical the Old ROM data can be re-read to to the complete alignment process and place the unit into the last saved condition. This could be beneficial CAN NOT be overlooked. before an attempt to make a rather lengthily adjustment. Vertical Size Adjustment 5) Enter the DCAM. Horizontal Size Adjustment Press the Service Only switch on the Red and Blue Offset Adjustment Deflection PWB. DCU Character Adjustment and 6) To Read the Old ROM Data, press the data confirmation check DCU Sensor Position Adjustment. DAY/NIGHT button twice. First press: (Read from ROM?) will appear on screen. All of the above adjustment can vary Second press: Screen goes black, dependant upon the Chassis used. Be sure to check the Service Manual for then re-appears with green dots. specifics related to values. Press the MUTE button (Volume up/ down pressed in) to return to Digital 2 convergence grid. In I C Bus adjustment: H. POSI Adjustment
NOTE: The New Remotes used in the DP-4X Chassis must be placed in the DCAM (Digital Convergence Mode) when performed any function when the DCU is activated. To enter the Remote Control into DCAM see page 08-18. *DCAM = Digital Convergence Adjustment Mode.
PAGE 08-19
DP-47 REMOTE CONTROL CLU-3842WL HL02062

When Convergence is adjusted by this Remote, this Remote must be changed to DCU mode. Remote begins in TV mode. While holding the "ENT" key, press "MENU" then "INFO" keys. TV LED will blink 3 times. Can not change Source Access. INITIALIZE (Aspect then Stop) Keys Pressed by itself produces extra lines at outside edge. ROM WRITE Press twice. CALCULATE REMOVE COLOR Outside Signal + Grid Outside Signal + Cursor Outside Signal w/o Cursor ADJUSTMENT DCU PHASE in DCAM then press EXIT MUTE Clears Warning Displays
C.C. INPUTS INFO MENU GUIDE EXIT
TV
DVD CBL
STB
PVR AMP
To return to normal TV mode. Remote begins in TV mode. Hold down the ENT key and enter 1345 (Hitachi Pre-Code). RASTER POSITION Volume Up and Down is a Wheel. Pressing acts as a button for MUTE. Channel Up and Down is a Wheel. Pressing acts as a button for FAV CH (Favorite Channel).
SOURCE ACCESS ENT
ASPECT DAY/NIGHT
PIP
SINGLE CROSSHAIR ROM READ Press twice. (Read Old ROM Data) CROSSHATCH / VIDEO (Press 5 Times)
SELECT
Toggles between Red and Blue Adjustment Mode GREEN Select 3X3 Mode (Press 5 Times) BLUE Select 13X9 Mode (Press 5 Times)
CH
(PUSH FOR FAV CH)
NOTE: Sensor Error Code place Remote and TV in DCAM,

VOL
press DAY/NIGHT then ADJUSTMENT POINT UP ADJUSTMENT POINT DOWN ADJUSTMENT POINT LEFT
(PUSH TO MUTE)
CH UP Moves Adjustment Point Counter Clockwise Spiraling Outward CH DW Moves Adjustment Point Clockwise Spiraling Outward ADJUSTMENT POINT RIGHT Removes Adjustment Marker RED Select 7X5 Mode (Press 5 Times)
1 4 7
2 5 8 0
3 6 9
LC
NOTE: The 3X3 mode can only be entered after the RAM is cleared. With Power Off press and hold the Service Only switch. Then Press the Power Button.
HITACHI
PAGE 08-20
DP-43 and DP-45 REMOTE CONTROL CLU-4341UG2 (p/n HL02071)

When Convergence is adjusted by this Remote, this Remote must be changed to DCU mode. Remote begins in TV mode. Press and hold the "TV" key. Press all at one time, "MENU, INFO and (-) DASH" keys. TV POWER DVD VCR CBL SAT To return to normal TV mode. Press and hold the "TV" key. Press the "0" then "1" keys. ROM WRITE ROM READ (Read Old ROM Data) SINGLE CROSSHAIR EXIT CROSSHATCH / VIDEO (5 Times) ADJUSTMENT CALCULATION NOTE: Sensor Error Code place in DCAM, place TV in DCAM, press DAY/NIGHT then
INPUTS BLUE Select 13X9 Mode (5 Times) REMOVE COLOR Outside Signal + Grid Outside Signal + Cursor Outside Signal w/o Cursor MENU
ASPECT
PIP
DAY/NIGHT
SELECT
VOL
FAV CH MUTE
CH
GUIDE INFO
GREEN Select 3X3 Mode (5 Times)
CURSOR UP CURSOR DOWN
1 4 7
2 5 8 0
3 6 9
LC
CH UP Moves Adjustment Point Counter Clockwise Spiraling Outward CH DW Moves Adjustment Point Clockwise Spiraling Outward CURSOR RIGHT Removes Adjustment Marker
CURSOR LEFT RED Select 7X5 Mode (5 Times)
INITIALIZE RASTER POSITION NOTE: The 3X3 mode can only be entered after the RAM is cleared. With Power Off press and hold the Service Only switch. Then Press the Power Button.
DCU PHASE
REC
HITACHI
NOTE: DCU Phase Press then the EXIT key
PAGE 08-21
DP-4X DIGITAL CONVERGENCE OVERLAY DIMENSIONS NOTE: Aspect may not be correct but dimensions are correct. 51 IINCH DIGITAL CONVERGENCE OVERLAY DIMENSIONS 51F510 DP-43 Chassis and 51S715 DP-47 Chassis OVERLAY DIMENSIONS
1129 19.7 90.8 30.5 41.0 82.0 82.0 82.0 82.0 82.0 82.0 41.0 30.5 V. SIZE Centering Offset R B 635 90.8 90.8 90.8 90.8 H. SIZE 90.8 90.8 90.8 90.8 90.8 19.7
PART NUMBER H312272
RED OFFSET = 20mm BLUE OFFSET = 25mm
VERTICAL SIZE = 560mm HORIZONTAL SIZE = 1070mm
PAGE 08-22
DP-4X DIGITAL CONVERGENCE OVERLAY DIMENSIONS NOTE: Aspect may not be correct but dimensions are correct. 57 IINCH DIGITAL CONVERGENCE OVERLAY DIMENSIONS 57F510 DP-43 Chassis and 57S715 DP-47 Chassis OVERLAY DIMENSIONS
1262 22.0 101.5 101.5 101.5 101.5 101.5 34.1 45.8 91.7 91.7 91.7 91.7 91.7 91.7 45.8 34.1 V. SIZE Centering Offset R B 710 H. SIZE 101.5 101.5 101.5 101.5 101.5 22.0
PART NUMBER H312273
PAGE 08-23
DP-4X DIGITAL CONVERGENCE OVERLAY DIMENSIONS NOTE: Aspect may not be correct but dimensions are correct. 65 IINCH DIGITAL CONVERGENCE OVERLAY DIMENSIONS 65F710 DP-45 CHASSIS OVERLAY DIMENSIONS
1439 25.3 115.7 115.7 115.7 115.7 115.7 38.6 52.1 104.6 104.6 104.6 104.6 104.6 104.6 52.1 38.6 V. SIZE Centering Offset R B 809 H. SIZE 115.7 115.7 115.7 115.7 115.7 19.7
PART NUMBER H312274
PAGE 08-24
DP-4X CONVERGENCE USING OUTSIDE SIGNAL SOURCE

Remote Must be in Digital Convergence Adjustment Mode see page 08-18. To assist the Technician in performing Digital Convergence Adjustments and to actually be able to make adjustments while observing the actual picture and in case there an error seen between the DCU Grid and the Main picture, the DP-4X Chassis as added the following convergence adjustment benefit. By superimposing the digital cross hatch on the main picture or the adjustment point on the main picture, adjustments can be made that are more specific to errors seen while observ-
Marker (Adjustment Point)
Press the "Service Only" switch on the Deflection PWB to bring up the normal Convergence Cross Hatch pattern. (Figure 1).
Fig 1
Marker
Press the "Menu" button on the remote control. Only display color selected for adjustment. (Note Green always appears), in this case, Red is selected, so Red and Green (yellow) lines appears. (Figure 2).
Fig 2
Marker
Press the "Menu" button again and the Crosshatch appears on the main picture. (Figure 3).
Fig 3
Marker
Press the "Menu" button again, Marker plus Box marker appears on the main picture. (Figure 4).
Fig 4
Only Box Marker
Press the "Menu" button again, only Box marker appears on the main picture. (Figure 5).
By pressing the "Menu" button, this cycle will repeat.
Fig 5
PAGE 08-25
DP-4X CHASSIS MAGIC FOCUS CHARACTER SET UP

IMPORTANT: Remote MUST BE IN Digital Convergence Adjustment Mode. See page 08-18 NOTE: This instruction should be applied when a new DCU is being replaced or your having difficulties with adjustments. Adjustment Preparation: 1. Receive NTSC RF or Video Signal. 2. With Power Off, Press and HOLD the SERVICE ONLY button on the Convergence/ Focus PWB, then press the Power On/Off and release. When picture appears, release Service Only switch. (DCU grid is displayed without convergence correction data. 3. Press the DAY/NIGHT button 2 times (ROM READ) operation. Picture will appear with convergence correction. Data Value Conformation:
TABLE 1 Parameter ADJ. DISP DEMO WAIT INT. START V. SQUEEZE INT STEP 1 INT STEP 2 INT BAR INT DELAY MGF STEP 1 MGF STEP 2 MGF BAR MGF DELAY SEL. STAT. LINE WID ADD LINE SENSOR CK PORT 0 PORT 1 PORT 2 PORT 3 PORT 4 PORT 5 PORT 6 PORT 7 AD LEVEL CENT. BAL E. DISPLAY ADJ. TIMS ADJ. LEVEL ADJ. NOISE OVER LF-H OVER LF-V OVER RI-H OVER RI-V PHASE MOT H. BLK RV H. BLK GV H. BLK BV H. BLK H PON DELAY IR-CODE INITIAL 50 MGF 50 CENTER 50 STAT 50 DYNA 50 DP-4X Normal 0F 1F 13 10 2 6 2D 1 50 6 1B 1 0 7F 9 0 7 6 5 4 3 2 1 0 3 1 0 60 5 0A 1 0 0 0 60 0A 3 9 20 0F 0 9E 96 FE FE 9F
3) Use the Thumbstick Up and Down keys to scroll through the ADJ. PARAMETER table. Confirm Data values in accordance with TABLE 1 to the right. To make data value changes use the Thumbstick Left and Right button. 4) Press the Aspect key 2 time to write the changed data into EEPROM. First press, ADJ PARAMETER ROM WRITE ? Is displayed for alarm. Adjustment Procedure: 1) Press the PLAY key on 2nd press writes data into R/C. (One EEPROM. additional line appears near the Green dots appear after top and bottom. completion of operation. 2) Press the STOP key on the 5) Press the VOLUME button Remote Control. 3 times exit back to DCAM. 6) Press the Service Only Switch to exit from DCAM. The ADJ. PARAMETER mode is 7) Power set off. displayed as follows.
ADJ.PARAMETER ADJ. DISP. : 0F DEMO.WAIT : 1F INT. START. : 13 V. SQUEEZE : 10
NOTE: Press the Thumbstick Left and Right Button to change the ADJ. DISP. data to match Table 1 on the right.
PAGE 08-26
DP-4X CHASSIS MAGIC FOCUS PATTERN SET UP

3) Use the 6 Key to rotate Arrow. Arrow rotates clockwise with each press on the 6 Key. To enter the Remote Control 4) Use the following Keys to 1) Press the PLAY key on into DCAM see page 08-18. switch color of patterns. either R/C. (One additional line INFO : GREEN Select appears near the top and NOTE: This instruction should be 0 : RED Select bottom. applied when a new DCU is being INPUTS : BLUE Select 2) Press the CC Key on CLUreplaced or your having trouble 5) Press the Thumb stick Left 3842WL or Fast Forward with Magic Focus Initialization. and Right buttons to change Key on the CLU-4341UG2 the Pattern Position Data in NOTE: This instruction shows how horizontal Direction. The PATTERN mode is displayed to set up the pattern position for Press the Thumb stick Up and as follows. Magic Focus. Each model has a Down buttons to change the specific set up pattern position. Pattern Position Data in 0 1 2 Vertical Direction. Adjustment Preparation: 6) Set the Data Values as shown in the Table below. RH : 04 Receive NTSC RF or Video RV : FF 7 3 Signal. With Power Off, Press and HOLD the SERVICE ONLY SWITCH on the Deflection / 6 5 4 Convergence PWB, then press the Power On/Off at the same time, until picture appears, then release both. (Picture may be displayed without convergence NORMAL MODE: 51, 57 and 65 INCH SETS 3 5 2 4 2 0 FC FC 0 1 1 FE 2 0 FC FC 0 1 FF FF 2 0 FC FC 0 1 FF 0 IMPORTANT: Remote MUST BE IN Digital Convergence Adjustment Mode. correction data. Press the Service Only button to bring up Internal Crosshatch.) Adjustment Procedure:
RH RV GH GV BH BV
0 4 FF 4 FF 4 FF
1 0 FE 0 FE 0 FE
6 4 0 4 0 4 FF
7 FE 0 FE 0 FE 0
DP-4X New Remote Controls. (CLU-3842WL or CLU-4341UG2) The Remotes must be placed into *DCAM (See Instruction Page) before using them for Digital Convergence adjustments. *DCAM = Digital Convergence Adjustment Mode. * The new DP-4X Remote Controls do not have these buttons. Technician must use Remote Control from the DP-3X family group.
PAGE 08-27
DP-4X CHASSIS RASTER POSITION ADJUSTMENT

IMPORTANT: Remote MUST BE IN Digital Convergence Adjustment Mode. To enter the Remote Control into DCAM see page 08-18. 2) Use the following Keys to select a color to adjust. INFO : REEN 0 : RED INPUTS :BLUE
be accessed in this mode.
and Write to ROM. This would cause a need to do a complete Digital Convergence Alignment. RASTER POSITION ADJUSTMENT: (Minor) Adjustment Preparation:
2) Use the Thumbstick to adjust the entire color selected to match the 3) RAM should be Cleared. NOTE: If only minor converWith Power Off, press and reference color. gence adjustments are neceshold the Service Only 3) Press the play sary, the Overlay Jig is not necSwitch on the Deflection/ button to exit the essary. Use one color that looks Convergence PWB. Then Raster Position Mode. the best as the reference and press the POWER button. align the other two colors to that Extra Horizontal Lines Release both buttons. Set reference. Do not Clear Data comes on with cleared conwill disappear.
vergence data. If the DCU grid doesn't appear, press the Service Only switch again. Do not re-read the Old ROM Data. Adjustment Procedure: 1) Position Adjustment. This will move an entire color's raster. Use this adjustment to match a color with a reference color in the center of the screen.
1) Press the play button. Extra Horizontal lines appear to confirm Raster Position Mode. Other Modes can not
DP-4X New Remote Controls. (CLU-3842WL or CLU-4341UG2) The Remotes must be placed into *DCAM (See Instruction Page) before using them for Digital Convergence adjustments. *DCAM = Digital Convergence Adjustment Mode.
PAGE 08-28
DP-4X DIGITAL CONVERGENCE ADJUSTMENT PROCEDURE

2) Three adjustment stopping 7) Press the Volume Down point modes are available. wheel (MUTE) to return to the DCU Grid. 3X3 Mode Press INFO 8) INITIALIZE THE key 5 times. (This can NOTE: If only minor converSENSORS: only be entered if RAM To initialize the sensors gence adjustments are neceswas cleared). sary, the Overlay Jig is not necpress the ASPECT button 9 Stopping Points essary. Use one color that looks one time. Then press the 5X7 Mode Press 0 key the best as the reference and Stop button. 5 times. align the other two colors to that 35 Stopping Points reference. Do not Clear Data With the Press of 13X9 Mode Press and Write to ROM. This would ASPECT "Write to INPUTS key 5 times. cause a need to do a complete ROM" appears on the 117 Stopping Points Digital Convergence Alignment. 3) For Minor Touch Ups the screen as a warning message. 13X9 mode is all that is necCONVERGENCE POINT Pressing the Stop essary. ADJUSTMENT: (Minor) button the begins the NOTE: If you have SSensor Initialization Distortion, use the 5X7 Adjustment Preparation: process. A group of mode first then the 1) Position Adjustment should colored light patterns 13X9 mode. have been completed. appear on the screen. 4) For a Complete Conver2) Use the following Keys to After initialization is gence Adjustment, start in select a color to adjust. complete Green Dots the 3X3 mode. INFO : GREEN will appear showing that 5) Remember to Calculate ofthe process was 0 : RED ten. This makes internal adsuccessful. INPUTS : BLUE justment within the DCU between adjustment points. 9) Press the Volume Down 3) Use 4, 5, 6 and 2 to move To Calculate press the wheel (MUTE) to return to the Adjustment Point. GUIDE button. the DCU Grid. 4 Left 5 Down After Adjustments are com10) Press the Service Only 6 Right plete: switch on the Deflection/ 2 Up. Convergence PWB to return 6) SAVE the data. To SAVE to normal mode. Note: This Chassis allows the press the ASPECT button Technician to move the adjusttwo times. 11) Power off the set. ment point either counter clock First Press "Write to Convergence adjustment wise or clockwise on adjustment ROM" appears on the complete. point at a time. screen as a warning message. Clockwise press the NOTE: If a complete adjustment Channel Down Second Press writing to is necessary, then an Overlay ROM takes place. Counter Clockwise Grid is necessary. Please see Screen goes black for press the Channel Up the following two pages several seconds. After dependant upon the screen size writing is complete Adjustment Procedure: being adjusted. Green Dots will appear 51 Inch Models (Pg 08-22) 1) Use the Thumbstick to make showing that the write 57 Inch Models (Pg 08-23) an adjustment at the adjustprocess was successful. ment point. IMPORTANT: Remote MUST BE IN Digital Convergence Adjustment Mode.
DP-4X New Remote Controls. (CLU-3842WL or CLU-4341UG2) The Remotes must be placed into *DCAM (See Instruction Page 08-18) before using them for Digital Convergence adjustments. *DCAM = Digital Convergence Adjustment Mode.
PAGE 08-29
MAGIC FOCUS ERROR CODES FOR THE DP-4X CHASSIS

CONVERGENCE ERRORS: Remote Must be in DCAM. See page 08-18. If an error message or code appears while performing MAGIC FOCUS or initialize (ASPECT) then Digital Convergence Adjustment Mode, follow this confirmation and repair method. 1) Turn on Power and receive any signal. 2) Press the Service Only Switch on the Deflection / Convergence Output PWB. 3) Press DAY/NIGHT button on the Remote Control. button on the remote control. 4) Then press the STOP 5) Error code will be displayed in bottom right corner of screen. If there is no error Green Dots will appear on screen. ERROR!! Error Code X 6) Follow repair table for errors. ERROR!!.
Application Error Code 1 2 *2 Error Display Code VF Error Connect 1 Replace DCU 1. 2. 3. 4. 5. 6. 7. 8. 9. Darken Outside Light Placing of Sensor Is pattern hitting sensor? Check connection and solder bridge of sensor Replace Sensor. Replace Sensor PWB. Sensor Connector check. Replace DCU. Adjustment check (H/V size, centering, R & B Offset, DCU Character and Sensor Position). Countermeasure Initialize Magic Focus
in
CONNECT 1!
Error Message
No. 1
Sensor Position
SENSOR POSITION 0 7 1 2 3 5 4
3*2 4
A/D Level Over Flow
Same as Error Code 2 1. 2. 3. Check the placement Adjustment check (H/V size, centering, R & B Offset, DCU Character and Sensor Position). Conv. Amp. Gain check*1 (check resistor values only)
X X
X 6 X
5 7 9 10
Convergence Operation Connect 2 Noise
Same as Error Code 4 Same as Error Code 4 Same as Error Code 2 Input strong field. Strong signal. Check the wiring of connector between sensor and DCU Input strong field. Strong signal. Check the wiring of connector between sensor and DCU
X X X X
X X X X X
11
Sync
*1 = RK 53, 54, 57, 58, 61, 62, 65, 66, 69, 70, 73 and 74 check these resistors. *2 = Sensor
PAGE 08-30
DP-4X BLUE DE-FOCUS ADJUSTMENT Adjustment Preparation:

Video
Adjustment Procedure 1) Receive any NTSC crosshatch signal. 2) Turn the B FOCUS VR until Blue is Focused. See Figure 2 1) Adjust BLUE defocus according to the following specifications. 1mm on each side equaling 2mm total. See Figure 1 Below.
Controls should be Factory Reset Condition.
Blue Defocus Sticking Out 1mm on either side of center. Total of 2mm wide.
Screen VR
Screen VRs
R G Focus VR B
Center of Blue crosshatch line Figure 1
Focus VRs
R G B
FOCUS PACK
RED CRT
GREEN CRT
BLUE CRT
Figure 2
PAGE 08-31
DP-4X SUB BRIGHTNESS ADJUSTMENT
Preparation for adjustment Start adjustment 20 minutes or more after the power is turned on. CUT OFF adjustment should be finished. VIDEO control: Contrast is MAX others are Center. Color Temperature is HIGH. Blue Defocus should be complete. Picture Format should be 16X9 mode. Input a Color Bar wit I & Q. (7 step grey scale)
Sub Brightness: Go to I2C ADJ. Mode. With power Off, press INPUTS and POWER buttons at the same time, then release. Service Menu is displayed. Adjust the Sub Brightness using I2C Bus alignment procedure so the A4 bar goes black and the A5 bar is slight above black. Exit Service Menu by pressing MENU button. Press the MENU key on remote to Exit Service Menu.
PAGE 08-32
DP-4X WHITE BALANCE ADJUSTMENT

Adjustment Conditions: Cut Off and Blue Defocus must be complete. High brightness white balance Low brightness white balance Controls used in this adjustment Screen adjustment VRs on Focus Block Drive adjustment performed using I2C Bus Alignment within Service Menu. Off and Green Cut Off adjustment within I2C Service Menu (10800 K) HIGH on Customers Menu. 7) Check the high brightness whites again. If not OK, reAdjustment procedure peat steps 6 through 9. Sub Brightness: 1) Input a gray scale signal into 8) Press the MENU key on remote to Exit Service any Video input and select Menu. that input using the VID buttons on the remote or front control panel. Remember: After adjusting the 2) Turn the Brightness and Contrast OSD all the way up. Screen controls only adjust using the Cut Off adjustments 3) Enter the Service Menu Preparation for adjustment within the Service Menu. again. Start adjustment 20 minutes or more after the power is turned 4) Make the whites as white as possible using the Red DRV Also, do not use the Focus on. and Green DRV adjustment Block adjustments, use I2C Turn the brightness and black within I2C Service Menu . level OSD to minimum by reR, G and B Cutoff adjustments. mote control. (10800K). X=0.277 Receive a tuner signal, (any Y=0.284. channel, B/W would be best). Set the Green and Blue drive 5) Set the Brightness and Contrast to minimum. adjustment within I2C Service 6) Adjust the low brightness Menu to their Data Centers areas to black and white, us(3F). ing Red Cut Off, Blue Cut R, G, and B Cutoff should be
Set Color Temperature to
set to (7F).
Screen VR
Screen VRs
R G Focus VR B
Focus VRs
R G B
FOCUS PACK
RED CRT
GREEN CRT
BLUE CRT
PAGE 08-33
DP-4X WHITE BALANCE ADJUSTMENT FLOW CHART
START
CUT OFF ADJUSTMENT
BLUE DEFOCUS ADJUSTMENT
SUB BRIGHT ADJUSTMENT
ADJUST Hi LIGHT W/B ADJUST Lo LIGHT W/B SUB BRIGHT ADJUSTMENT

Repeat two or three times until no adjustment is necessary.
CHECK Lo LIGHT W/B Hi LIGHT W/B
If NOT OK
If OK
FINISH
PAGE 08-34
DP-4X PinP (SUB) PICTURE AMPLITUDE ADJUSTMENT

Preparation for Adjustment Sub Brightness adjustment should be finished. Start adjustment 20 minutes after the power is turned on. Condition should be set as follows: Contrast = MAX Brightness = Center PIP mode is SPLIT Mode. Receive ANT A NTSC white signal (amplitude 1V p/p) main and sub picture. Do not use Video Input signal" Video/SVideo/YPBPR/DVI. Connect Probe on the P852 (CRT PWB Green) to check sub-picture amplitude. Adjustment Procedure: 1. Go to I2C adjustment Mode. 2. Scroll down to "SUB CONT". 3. Press the "PIP" button on the Remote Control. 4. Press MENU on remote to scroll through adjustment pages, until TA1270-M appears at the top of the page.
5. Observe P852 on the CRT PWB and

change the SUB CONT (TV-S) I2C data so that the amplitude of the Sub Picture is the same level as that of the main picture. Shown below. Exit Service Menu.
Adjust SUB CNT data until peak white of PinP matches peak white of the main picture. Oscilloscope range: (10V / 5usec)
PAGE 08-35
DP-4X HORIZONTAL CENTER ADJUSTMENT (FINE) Adjustment Preparation: Video Controls at Factory Reset Condition. Convergence Adjustment should be complete. Adjustment Procedure NORMAL MODE: Adjustment Procedure (1080i 16:9) HD MODE: 1) Receive an (ATSC 480p 16:9) signal. 2) Enter the I2C Service Menu* and select Item H POSI and Adjust the data so that the Video is center and the right and left hand side of the picture are equal. 3) Exit from the I2C Menu. 1) Receive a 1080i (HDTV) signal. 2) Press the SERVICE ONLY switch to return to normal mode. 3) Enter the I2C Service Menu* and scroll to Item H POSI. 4) Press SELECT key, then H POSI H is displayed. (This means the 1080i mode is entered. If Select isn't pressed, H POSI H will not appear). Adjust the data so that the Video is center and the right and left hand side of the picture are equal. 5) Exit from the I2C Menu.
NOTE: To enter the I2C Bus alignment menu, with Power Off, press the INPUT button and hold it down, then press the POWER button and release. I2C adjustment menu will appear.
PAGE 08-36
BLANK PAGE
THINGS YOU SHOULD KNOW

This Section must be downloaded separately due to the fact that it changes so often. Please go to our web site http://www.hitachiserviceusa.com and download the DP-4X Chassis Section 09 to get the most current version.
SECTION 09
BLANK PAGE
SERVICE POLICY FOR THE DP-4X CHASSIS

SECTION 10
BLANK PAGE
DP-4X SERVICE POLICY

The Service Policy for the models on the right is; "Board Level Repair". See below for PWB parts list. It's not necessary for a PWB to be replaced if there can be found a simple repair. Servicer Discretion Advised NOTE 1: All Chassis. When replacing the Signal PWB or Main Chassis, remember to write down the field adjustments data values to re-enter them in the new Signal PWB I2C. Model 57S715 51S715 51F710 57F710 65F710 57F510 51F510 Chassis DP-47 DP-47 DP-45 DP-45 DP-45 DP-43 DP-43
Side Pin Adjust, Vertical Size Adjust, Horz. Size Adjust, Trapezoid Adjust Sub Brightness Adjustment, White Balance Adjustment, Horz. Position Adjust (Fine) As these will be incorrect with then new EEPROM. NOTE 2: DP-45 and DP-47 Chassis Only: Current Version is Ver 136 If the Signal PWB is changed, be sure to check the Version of Software to confirm you have the correct and current Version of Software. NOTE 3: DP-45 and DP-47 Chassis Only: If the Signal PWB is changed, the POD (Purchase on Demand) CableCard may no longer work. The Card will have to be Re-Initialized. Chassis Main Chassis
Comes with Tuner PWB, CRT PWBs, Front Control PWB, Flex Converter, HDMI Module, Digital Module, Magic Focus Interface PWB and Audio Outputs.
PWB
Part Numbers
UE23121
Signal PWB w/o power supply.

Comes with Tuner PWB, Flex Converter, HDMI Module, Digital Module and Audio Outputs.
JT24471
Power/Deflection PWB. DP-47 Chassis

Comes with Convergence and Sub Deflection PWB.
JT24481 HA01311 JT24511 X480284 X480285 X480286 JT24491 JT24521 JT24501
Signal (Sub) Power Supply.

Vertically mounted on the Signal PWB
Convergence Output PWB.

Mounted on top of the Deflection PWB
Sub Deflection Sensor (Magic Focus) IR (Receiver) HDMI PWB Tuner PWB CRT PWBs
PAGE 10-01
DP-4X SERVICE POLICY

Chassis Main Chassis
Comes with Tuner PWB, CRT PWBs, Front Control PWB, Flex Converter, HDMI Module, Digital Module, Magic Focus Interface PWB and Audio Outputs.
PWB
Part Numbers
UE23122

JT24472
Power/Deflection PWB.
JT24482 HA01312 HA01313 JT24512 X480284 X480285 X480286 JT24492 JT24522 JT24502
DP-45 Chassis 51" and 57" Signal (Sub) Power Supply

65" Only Signal (Sub) Power Supply


Sub Deflection Sensor (Magic Focus) IR (Receiver) HDMI PWB Tuner PWB CRT PWBs Chassis Main Chassis
Comes with Tuner PWB, CRT PWBs, Front Control PWB, Flex Converter, HDMI Module, Magic Focus Interface PWB and Audio Outputs.
PWB
Part Numbers
UE23122

JT24475
Power/Deflection PWB. DP-47 Chassis

JT24485 HA01313 JT24515 X480284 X480285 X480286 JT24495 JT24525 JT24505
Signal (Sub) Power Supply


Sub Deflection Sensor (Magic Focus) IR (Receiver) HDMI PWB Tuner PWB CRT PWBs
PAGE 10-02
BLANK PAGE
BLANK PAGE

DP4X Training

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

DP4X Training

Uploaded by

Copyright:

Available Formats

September 2006 (ver v)

HITACHI PROJECTION TELEVISION

2004 MODEL RELEASE DIGITAL HD READY PTV

* Does Not Have a Digital Module. No ATSC Tuner.

DP-4X BLANK PAGE (NOTES)

September 2006 (ver v) DP-4X TABLE OF CONTENTS

Materials prepared by Alvie Rodgers C.E.T. PAGE

Continued on Next Page

Table of Contents Page 1 of 2

September 2006 (ver v) DP-4X TABLE OF CONTENTS

Materials prepared by Alvie Rodgers C.E.T. PAGE

05-01 05-03 05-04 05-05 05-06 05-07 05-08 05-09 05-10

06-01 06-06 06-07 06-08 06-09 06-10 06-12 06-13

Table of Contents Page 2 of 2

POWER SUPPLY INFORMATION

DP-4X BLANK PAGE NOTES

DP-4X GENERIC POWER SUPPLY SHUTDOWN EXPLANATION

Shutdown Signal Figure 1

Negative Voltage Loss Detector

RK23 2.7K SW +5V Figure 2

RK22 1.8K SW -5V

SW +115V DP39 RP38 RP39

Voltage Too High Detector Shutdown Signal

DP-4X GENERIC POWER SUPPLY SHUTDOWN EXPLANATION

Voltage Loss Detector

Any Positive B+ Supply B+

DP-4X GENERIC POWER SUPPLY SHUTDOWN EXPLANATION

DP-4X DEFLECTION SIDE SHUTDOWN DIAGRAM EXPLANATION

DP-4X DEFLECTION SIDE SHUTDOWN DIAGRAM

Vertical Output Circuit

-5V PDS3 8 SW +10.5V

PROTECT _OVP To Signal PWB

SW +10.5V From QY62 SW +10.5V Regulator on Signal 5 of 5 Schematic.

DP-4X PROT_OVP and PROT_OCP SHUTDOWN DIAGRAM EXPLANATION

DEF. PWB / DEF. POWER PDS3 PDS3

PROT_OCP SHUT DOWN DIAGRAM

PPS1 Active Hi PROT_OVP

GREEN CRT PWB EGB1 PSC

Also Shuts Off VM Signal Generation Circuit

45 PROT_OCP Active Lo SIG POWER PWB

REF5 CEC1 DEB6

DEF. PWB / DEF. POWER PDS3

SW +3.3V DY03 RZ62

SW +9V Reg DM +10.5V

SW +9V DY04 RZHD

DP-4X DEFLECTION POWER SUPPLY SHUTDOWN OUTPUT DIAGRAM EXPLANATION

TP01 +28V 16 15 CP30 CP32 DP30

RP46 + + CP34 DP50

+ CP35 RP47 DP46 DP47 0.65A SW -28V Active High PROT_OVP

RP37 10 11 11 CP45 CP46 +115V

DP36 RP36 RP34 0.39 Ohm EP02 2 Amp

+115V Over Voltage Detection DP39 RP39 DP40 GREEN L.E.D.

+115V Over Current Detection

DP-4X SIGNAL POWER SUPPLY SHUTDOWN CIRCUIT EXPLANATION

(Continued on page 11)

DP-4X SIGNAL POWER SUPPLY SHUTDOWN CIRCUIT EXPLANATION

DP-4X SIGNAL POWER SUPPLY SHUTDOWN CIRCUIT

AC For Signal Power Supply DS201

10.5V RY101 D104 R236 R110 35V 3.3V R238 C232

C237 SBY +5V D111 R224

AC For Deflection Power Supply DP01

DP-4X STAND BY +5V POWER SUPPLY GENERATION EXPLANATION

R114 IC102 R115

DP-4X POWER SUPPLY RELAY CONTROL EXPLANATION