Professional Documents
Culture Documents
TYPE VNQ830M
(*) Per each channel
RDS(on) 60 m (*)
IOUT 6 A (*)
VCC 36 V
CMOS COMPATIBLE INPUTS OPEN DRAIN STATUS OUTPUTS I ON STATE OPEN LOAD DETECTION I OFF STATE OPEN LOAD DETECTION I SHORTED LOAD PROTECTION I UNDERVOLTAGE AND OVERVOLTAGE SHUTDOWN I LOSS OF GROUND PROTECTION I VERY LOW STAND-BY CURRENT
I I I
SO-28
DESCRIPTION The VNQ830M is a quad HSD formed by assembling two VND830M chips in the same SO28 package. The VND830M is a monolithic device made by using| STMicroelectronics VIPower M03 Technology. The VNQ830M is intended for driving any type of multiple loads with one side connected to ground. Active V CC pin voltage clamp protects the device ABSOLUTE MAXIMUM RATING
Symbol VCC - VCC - IGND IOUT - IOUT IIN ISTAT
against low energy spikes (see ISO7637 transient compatibility table). Active current limitation combined with thermal shutdown and automatic restart protects the device against overload. The device detects open load condition both in on and off state. The openload threshold is aimed at detecting the 5W/12V standard bulb as an openload fault in the on state. Output shorted to VCC is detected in the off state. Device automatically turns off in case of ground pin disconnection.
Parameter DC Supply Voltage Reverse DC Supply Voltage DC Reverse Ground Pin Current DC Output Current Reverse DC Output Current DC Input Current DC Status Current Electrostatic Discharge (Human Body Model: R=1.5K; C=100pF) - INPUT - STATUS - OUTPUT - VCC Power Dissipation Tpins=25C Maximum Switching Energy (L=1mH; RL=0; Vbat=13.5V; Tjstart=150C; IL=10.5A) Junction Operating Temperature Storage Temperature
Value 41 - 0.3 - 200 Internally Limited -6 +/- 10 +/- 10 4000 4000 5000 5000 6.25 77 Internally Limited - 55 to 150
Unit V V mA A A mA mA V V V V W mJ C C
VESD
January 2003
1/20
VNQ830M
BLOCK DIAGRAM
VCC1,2
Vcc CLAMP
OVERVOLTAGE
UNDERVOLTAGE
GND1,2
INPUT1
STATUS1 CURRENT LIMITER 1 LOGIC OVERTEMP. 1 OPENLOAD ON 1 CURRENT LIMITER 2 INPUT2 OPENLOAD OFF 1 STATUS2 OPENLOAD ON 2 DRIVER 2 OUTPUT2
OPENLOAD OFF 2 OVERTEMP. 2 VCC3,4 Vcc CLAMP OVERVOLTAGE UNDERVOLTAGE GND3,4 INPUT3 CLAMP 3 OUTPUT3 DRIVER 3 CLAMP 4 STATUS3 CURRENT LIMITER 3 OVERTEMP. 3 LOGIC OPENLOAD ON 3 CURRENT LIMITER 4 INPUT4 OPENLOAD OFF 3 STATUS4 OPENLOAD OFF 4 OVERTEMP. 4 OPENLOAD ON 4 DRIVER 4 OUTPUT4
2/20
VNQ830M
CURRENT AND VOLTAGE CONVENTIONS
IS1,2 VCC1,2 IIN1 VIN1 VSTAT1 VIN2 VSTAT2 VIN3 VSTAT3 ISTAT1 IIN2 ISTAT2 IIN3 ISTAT3 IIN4 INPUT1 STATUS1 INPUT2 STATUS2 INPUT3 STATUS3 INPUT4 STATUS4 GND1,2 IGND1,2 OUTPUT3 IOUT4 OUTPUT4 GND3,4 IGND3,4 VOUT4 VOUT3 OUTPUT2 IOUT3 VOUT2 OUTPUT1 IOUT2 IOUT1 VOUT1 VCC1,2 VCC3,4 IS3,4 VCC3,4
VCC1,2 GND 1,2 INPUT1 STATUS1 STATUS2 INPUT2 VCC1,2 VCC3,4 GND 3,4 INPUT3 STATUS3 STATUS4 INPUT4 VCC3,4
28
VCC1,2 OUTPUT1 OUTPUT1 OUTPUT1 OUTPUT2 OUTPUT2 OUTPUT2 OUTPUT3 OUTPUT3 OUTPUT3 OUTPUT4 OUTPUT4 OUTPUT4
14
15
VCC3,4
3/20
VNQ830M
THERMAL DATA (Per island)
Symbol Rthj-lead Rthj-amb Rthj-amb Parameter Thermal Resistance Junction-lead per chip Thermal Resistance Junction-ambient Thermal Resistance Junction-ambient (two chips ON) Value 20 60 (*) 46 (*) Unit C/W C/W C/W
(*) When mounted on a standard single-sided FR-4 board with 0.5cm2 of Cu (at least 35m thick) connected to all VCC pins. Horizontal mounting and no artificial air flow.
ELECTRICAL CHARACTERISTICS (8V<VCC<36V; -40C< Tj <150C, unless otherwise specified) POWER OUTPUT (Per each channel)
Symbol VCC (**) VUSD (**) VOV (**) Ron Parameter Operating Supply Voltage Undervoltage Shut-down Overvoltage Shut-down On State Resistance Test Conditions Min 5.5 3 36 Typ 13 4 Max 36 5.5 60 12 Off State; VCC=13V; VIN=VOUT=0V IS (**) Supply Current Off State; VCC=13V; VIN=VOUT=0V; Tj =25C On State; VCC=13V; VIN=5V; IOUT=0A 5 IL(off1) IL(off2) IL(off3) IL(off4) Off State Output Current Off State Output Current Off State Output Current Off State Output Current VIN=VOUT=0V VIN=0V; VOUT=3.5V VIN=VOUT=0V; VCC=13V; Tj =125C VIN=VOUT=0V; VCC=13V; Tj =25C 0 -75 7 50 0 5 3 mA A A A A 12 25 A 120 40 Unit V V V m m A
V/s
Parameter Input Low Level Low Level Input Current Input High Level High Level Input Current Input Hysteresis Voltage Input Clamp Voltage
Min 1 3.25
Typ
Max 1.25
Unit V A V A V V V
4/20
VNQ830M
ELECTRICAL CHARACTERISTICS (continued) VCC - OUTPUT DIODE
Symbol VF Parameter Forward on Voltage Test Conditions -IOUT=2A; Tj=150C Min Typ Max 0.6 Unit V
Tj>TTSD
OPEN LOAD STATUS TIMING (with external pull-up) IOUT < IOL VOUT > VOL VINn VINn
VSTATn
5/20
VNQ830M
dVOUT/dt(on)
dVOUT/dt(off)
10% t VINn
td(on)
td(off)
TRUTH TABLE
CONDITIONS Normal Operation Current Limitation Overtemperature Undervoltage Overvoltage Output Voltage > VOL Output Current < IOL INPUT L H L H H L H L H L H L H L H OUTPUT L H L X X L L L L L L H H L H STATUS H H H (Tj < TTSD) H (Tj > TTSD) L H L X X H H L H H L
6/20
VNQ830M
ELECTRICAL TRANSIENT REQUIREMENTS ON VCC PIN
ISO T/R 7637/1 Test Pulse 1 2 3a 3b 4 5 ISO T/R 7637/1 Test Pulse 1 2 3a 3b 4 5 CLASS C E I -25 V +25 V -25 V +25 V -4 V +26.5 V II -50 V +50 V -50 V +50 V -5 V +46.5 V TEST LEVELS III -75 V +75 V -100 V +75 V -6 V +66.5 V TEST LEVELS RESULTS II III C C C C C C C C C C E E IV -100 V +100 V -150 V +100 V -7 V +86.5 V Delays and Impedance 2 ms 10 0.2 ms 10 0.1 s 50 0.1 s 50 100 ms, 0.01 400 ms, 2
I C C C C C C
IV C C C C C E
CONTENTS All functions of the device are performed as designed after exposure to disturbance. One or more functions of the device is not performed as designed after exposure and cannot be returned to proper operation without replacing the device.
7/20
VNQ830M
Figure 1: Waveforms
NORMAL OPERATION INPUTn LOAD VOLTAGEn STATUSn UNDERVOLTAGE VUSDhyst VUSD INPUTn LOAD VOLTAGEn STATUS undefined
VCC
OVERVOLTAGE VCC<VOV VCC INPUTn LOAD VOLTAGEn STATUSn OPEN LOAD with external pull-up INPUTn LOAD VOLTAGEn STATUSn OPEN LOAD without external pull-up INPUTn LOAD VOLTAGEn STATUSn VOL VOUT>VOL VCC>VOV
TTSD TR
OVERTEMPERATURE
8/20
VNQ830M
APPLICATION SCHEMATIC
+5V +5V +5V VCC1,2 Rprot STATUS1 VCC3,4
Rprot
INPUT1 Dld
Rprot
STATUS2
OUTPUT1
Rprot
C
INPUT2
Rprot
STATUS3
OUTPUT2
Rprot
OUTPUT3 INPUT3
Rprot
Rprot
Note: Channels 3 & 4 have the same internal circuit as channel 1 & 2.
NETWORK
AGAINST
Solution 1: Resistor in the ground line (RGND only). This can be used with any type of load. The following is an indication on how to dimension the RGND resistor. 1) RGND 600mV / 2(IS(on)max). 2) RGND (VCC) / (-IGND) where -IGND is the DC reverse ground pin current and can be found in the absolute maximum rating section of the devices datasheet. Power Dissipation in RGND (when VCC<0: during reverse battery situations) is:
PD= (-VCC)2/RGND This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where IS(on)max becomes the sum of the maximum on-state currents of the different devices. Please note that if the microprocessor ground is not common with the device ground then the RGND will produce a shift (IS(on)max * RGND) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same RGND. If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2.
9/20
VNQ830M
Solution 2: A diode (DGND) in the ground line. A resistor (RGND=1k) should be inserted in parallel to DGND if the device will be driving an inductive load. This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift (j600mV) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.
C I/Os PROTECTION:
If a ground protection network is used and negative transients are present on the VCC line, the control pins will be pulled negative. ST suggests to insert a resistor (Rprot) in line to prevent the C I/Os pins to latch-up. The value of these resistors is a compromise between the leakage current of C and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of C I/Os. -VCCpeak/Ilatchup Rprot (VOHC-VIH-VGND) / IIHmax Calculation example: For VCCpeak= - 100V and Ilatchup 20mA; VOHC 4.5V 5k Rprot 65k. Recommended Rprot value is 10k.
10/20
VNQ830M
OPEN LOAD DETECTION IN OFF STATE
Off state open load detection requires an external pull-up resistor (RPU) connected between OUTPUT pin and a positive supply voltage (VPU) like the +5V line used to supply the microprocessor. The external resistor has to be selected according to the following requirements: 1) no false open load indication when load is connected: in this case we have to avoid VOUT to be higher than VOlmin; this results in the following condition VOUT=(VPU/(RL+RPU))RL<VOlmin. 2) no misdetection when load is disconnected: in this case the VOUT has to be higher than VOLmax; this results in the following condition RPU<(VPUVOLmax)/ IL(off2). Because Is(OFF) may significantly increase if Vout is pulled high (up to several mA), the pull-up resistor RPU should be connected to a supply that is switched OFF when the module is in standby. The values of VOLmin, VOLmax and IL(off2) are available in the Electrical Characteristics section.
V batt.
VPU
GROUND
11/20
VNQ830M
Off State Output Current
IL(off1) (uA)
2.5 2.25 2 1.75 1.5 1.25 1 0.75 0.5 0.25 0 -50 -25 0 25 50 75 100 125 150 175
Vin=3.25V
4 3.5 3 2.5 2 1.5 1 0.5 0 -50 -25 0 25 50 75 100 125 150 175
Tc (C)
Tc (C)
Iin=1mA
7.6 7.4 7.2 7 6.8 6.6 6.4 6.2 6 -50 -25 0 25 50 75 100 125 150 175 0 -50 -25 0 25 50 75 100 125 150 175 0.01 0.02 0.03 0.04
Vstat=5V
Tc (C)
Tc (C)
Istat=1.6mA
0.6
Istat=1mA
7.6 7.4
Tc (C)
Tc (C)
12/20
VNQ830M
On State Resistance Vs Tcase
Ron (mOhm)
160 140 120 100 70 80 60 40 40 20 10 0 -50 -25 0 25 50 75 100 125 150 175 0 5 10 15 20 25 30 35 40 30 20 60 50
Tc=150C
100 90 80
Tc=25C
Tc= - 40C
Iout=5A
Tc (C)
Vcc (V)
Vcc=13V Vin=5V
850 800 750 -50 -25 0 25 50 75 100 125 150 175 2.2 2 -50 -25 0 25 50 75 100 125 150 175
Tc (C)
Tc (C)
Tc (C)
Tc (C)
13/20
VNQ830M
Overvoltage Shutdown
Vov (V)
50 48 46 44 42 40 38 36 34 32 30 -50 -25 0 25 50 75 100 125 150 175
Vin=0V
4 3.5 3 2.5 2 1.5 1 0.5 0 -50 -25 0 25 50 75 100 125 150 175
Tc (C)
Tc (C)
Vcc=13V Rl=6.5Ohm
Ri=6.5Ohm
500 450 400 350 300 250 200 -50 -25 0 25 50 75 100 125 150 175
Tc (C)
Tc (C)
ILIM Vs Tcase
Ilim (A)
20 18
Vcc=13V
16 14 12 10 8 6 4 2 0 -50 -25 0 25 50 75 100 125 150 175
Tc (C)
14/20
VNQ830M
Maximum turn off current versus load inductance
10
A B C
1 0.1 1 L(mH)
A = Single Pulse at TJstart=150C B= Repetitive pulse at TJstart=100C C= Repetitive Pulse at TJstart=125C Conditions: VCC=13.5V Values are generated with RL=0 In case of repetitive pulses, Tjstart (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C. VIN, IL Demagnetization Demagnetization Demagnetization
10
100
15/20
VNQ830M
Layout condition of Rth and Zth measurements (PCB FR4 area= 58mm x 58mm, PCB thickness=2mm, Cu thickness=35m, Copper areas: 0.5cm2, 3cm2, 6cm2).
RthA = Thermal resistance Junction to Ambient with one chip ON RthB = Thermal resistance Junction to Ambient with both chips ON and Pdchip1=Pdchip2 RthC = Mutual thermal resistance
Rthj-amb Vs. PCB copper area in open box free air condition
RTHj_am b (C/W) 70 60 50
RthA
RthC
16/20
VNQ830M
SO-28 Thermal Impedance Junction Ambient Single Pulse
Zth(C/W )
100
0 , 5 cm^ 2 /i s l an d 3 cm ^ 2 / i s l an d 6 cm^ 2 /i s l an d
10
One channel ON
0.1
0.1
10
100
1000
tim e (s )
Z TH = RTH + Z THtp ( 1 )
where
Tj_1
= tp T
0.5 0.15 0.8 4.5 11 15 5 0.0006 2.10E-03 6.00E-03 0.2 1.5 5 150 6
C1
C2
C3
C4
C5
C6
Thermal Parameter
Area/island (cm2) R1=R7=R13=R15 (C/W) R2=R8=R14=R16 (C/W) R3=R9 (C/W) R4=R10 (C/W) R5=R11 (C/W) R6=R12 (C/W) C1=C7=C13=C15 (W.s/C) C2=C8=C14=C16 (W.s/C) C3=C9 (W.s/C) C4=C10 (W.s/C) C5=C11 (W.s/C) C6=C12 (W.s/C) R17=R18 (C/W)
R1 Pd1
R2
R3
R4
R5
R6
Tj_2
Pd2
C13
C14
R13
R14
R17
R18
Tj_3
Pd3
C7
C8
C9
C10
C11
C12
13
R7
R8
R9
R10
R11
R12
Tj_4
Pd4
C15
C16
R15
R16
T_amb
17/20
VNQ830M
18/20
VNQ830M
SO-28 TUBE SHIPMENT (no suffix) Base Q.ty Bulk Q.ty Tube length ( 0.5) A B C ( 0.1)
All dimensions are in mm.
A
C B
TAPE DIMENSIONS
According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986 Tape width Tape Hole Spacing Component Spacing Hole Diameter Hole Diameter Hole Position Compartment Depth Hole Spacing W P0 ( 0.1) P D ( 0.1/-0) D1 (min) F ( 0.05) K (max) P1 ( 0.1) 16 4 12 1.5 1.5 7.5 6.5 2
End
Start Top cover tape 500mm min Empty components pockets saled with cover tape. User direction of feed 500mm min No components Components No components
19/20
VNQ830M
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a trademark of STMicroelectronics 2002 STMicroelectronics - Printed in ITALY- All Rights Reserved. STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A. http://www.st.com
20/20