Professional Documents
Culture Documents
Dung cho he thong ieu khien quan trong can 5120 pts cac chc nang cao cap Dung cho he thong c ln can chc nang cao cap 640 pts
512 pts 362 pts 2560 pts
CJ1M CQM1H
320 pts
180 pts
180 pts
CP1H
160 pts
CPM1A
3. Cc ng dng ca CP1L/1H ( Some applications) 4. Cch u dy ng vo/ra trn PLC (Input/ Ouput connection wiring method) 5. Cu Trc v chc nng cc vng nh trong PLC CP1L. (The
structures & functions of CP1L memory )
6. Truyn thng gia PLC vi cc thit b khc (connect PLC to other devices)
7. Gii thiu v b training Kit CP1L & HMI ( Introduce PLC & HMI Training
Kit)
1.1 Cc h m (Number System) B x l trung tm (CPU) bn trong PLC ch lm vic vi hai trng thi 0 hoc 1 (d liu s), do cn thit phi c mt s cch biu din cc i lng lin tc thng gp hng ngy di dng cc dy s 0 v 1. H nh phn H thp phn H thp lc (h Hex) (Binary) (Decimal) (Hexadecimal)
1. H nh phn (Binary) L h m trong ch s dng 2 con s 0 v 1 biu din tt c cc con s v i lng. Dy s nh phn c nh s nh sau: bit ngoi cng bn phi l bit 0, bit th hai ngoi cng bn phi l bit 1, c nh vy cho n khi bit ngoi cng bn phi l bit n. Bit nh phn th n c trng s l 2n x 0 hoc 1, trong n = s ca bit trong dy s nh phn, 0 hoc 1 l gi tr ca bit . Gi tr ca dy s bng tng trng s ca tng bit trong dy V d: dy s nh phn 1001 s c gi tr nh sau: 1001 = 1x23 + 0x 22 + 0x21 + 1x20 = 9
4
Bit 3
1 Trng s: 23x 1 8x1 +
Bit 2
0 22x 0 4x0 +
Bit 1
0 21x 0 2x0 +
Bit 0
1 20x 1 1x1 = 910
2. H thp phn (Decimal) L h m s dng 10 ch s l 0 1 2 3 4 5 6 7 8 9 biu din cc con s. H thp phn cn kt hp vi h nh phn c cch biu din gi l BCD (BinaryCoded Decimal) 3. H thp lc (Hexadecimal) L h m s dng 16 k t s l 0 1 2 3 4 5 6 7 8 9 A B C D E F (trong 10 ch s t 0 n 9, cc ch s t 11 m 15 c biu din bng cc k t t A-F
Khi vit, phn bit dy ch s ngi ta thng thm cc ch BIN, BCD hay HEX vo sau cc con s.
5
14
0
13
0
12
0
11
0
10
0
9
0
8
0
7
1
6
0
5
0
4
1
3
0
2
1
1
1
0
0
Trng s
215
214
213
212
211
210
29
28
27
26
25
24
23
22
21
20
512
256
128
64
32
16
128
16
1750
Digit 1
Digit 0
15 0
14 0
13 0
12 1
11 0
10 0
9 0
8 0
7 1
6 0
5 1
4 0
3 1
2 1
1 1
0 1
Nhm 3
Nhm 2
Nhm 1
Nhm 0
=1
=0
=A
=F
Nh vy thay v biu din dy s nh phn (0001 0000 1010 1111) 2 th ta c th bin din = 10AF => (0001 0000 1010 1111)2 = 10AF (Hex) Ch : - Biu din s thp phn di dng hexa v BCD l khng hon ton tng ng nhau (cho kt qu bng dy s nh phn khc nhau) - M BCD c dng ch yu khi chuyn i nhanh t s thp phn ra m nh phn dng BCD trong khi m hexa c dng ph bin khi biu din dy s nh phn di dng ngn gn v n gin hn.
Digit 3
Digit 2
Digit 1
Digit 0
Byte ( Left most) Word ( Channel) =>Nh Vy : 1 Word = 2 Byte = 4 Digits = 16 Bit
Cc i lng lin tc (analog) nh dng in, in p, .. Khi lu vo vng nh PLC u c i sang dng m nh phn 16 bit (word) v cn c gi l 1 knh (Channel). Ngoi ra biu din nhng s lng ln hn, ngi ta c thm cc n v sau: - Kilo Bit : Trong k thut s 1 Kilobit l 2 10= 1024 bit. Tuy nhin tin tnh ton ngi ta thng dng l 1Kb = 1000 bit. - Mega : 1 Mb = 1024Kb. Ngi ta thng dng gn ng l 1Mb=1000Kb=1.000.000 bit. - Kiloword : 1 Kword=1000 Word 10
11
13
- Khi to - Kim tra kt ni - Thc hin load t th nh. - Xa vng nh I/O. - Kim tra vng nh User.
- Kim tra s c v Battery - Kim tra cng tc DIP SW. - Kim tra tn hiu I/O. - Kim tra b nh chng trnh
- Thc hin yu cu t ngi s dng - Khi pht hin li: OFF u ra. - Khi li thc hin: xa vng nh I/O
- T cng USB - Phc v yu cu t cng truyn thng - Thc hin vic cp nht u vo ra - Phc v truy cp t th nh - Phc v kt ni Online
14
Kt thc ch trnh Yes Ch kt thc chu k qut ( khi c ci t trc) Tnh ton chu k qut Thc hin lm ti (Refresh) cc I/O Thc hin cc yu cu t cng truyn thng
15
0 1
0 0
0.15
0.01 0.00
Cc bit trong PLC phn nh trng thi ng m ca cng tc in bn ngoi nh trn hnh. Khi trng thi kha u vo thay i (ng/m), trng thi cc bit tng t cng thay i tng ng. Cc bit trong PLC c t chc thnh word
100.04
0 1
100.00
0 0 1 Cc bit ca word 100 Hnh bn : Cc bit u ra v cc thit b in bn ngoi Trn hnh l v d v cc bit iu khin u ra ca PLC. Cc bit ca word 100 s iu khin bt tt cc n tng ng vi trng thi (1 hoc 0 ca n)
0V
16
0.15 15 14 13 12 11
Input Channel 0 10 9 8 7 6 5 4 3 2 1
0.00 0
CIO 0 .10 Bit th 10 trong word a ch word l 0 Tin t l CIO ( nhng i vi vng CIO th khi biu din ta khng cn vit tin t PLC vn hiu) => Nh vy a ch s c vit l : 0.10 17
Word 959
Auxiliary area
18
PLC CP1L/CP1H
19
Dung cho he thong ieu khien quan trong can 5120 pts cac chc nang cao cap Dung cho he thong c ln can chc nang cao cap 640 pts
512 pts 362 pts 2560 pts
CJ1M CQM1H
320 pts
180 pts
180 pts
CP1H
160 pts
CPM1A
nh v
CP1L
21
Tnh nng ni bt
S lng I/O & dung lng b nh nhiu hn
Kch thc I/O Chng trnh Tc lnh S unit m rng : 10,14, 20 : 5 K steps : 0.55 s :1
CP1L
CP1L-L
CP1L-M
Kch thc I/O Chng trnh Tc lnh S unit m rng : 30, 40, 60 : 10 K steps : 0.55 s :3
Ngn ng cu trc (ST) Gim thi gian lp trnh & khc phc s c
22
Tnh nng ni bt
iu khin truyn ng vi chnh xc cao
Ng ra pht xung B m tc cao - 4 b m 1 pha 50kHz - 2 b m sai pha 100kHz - Ng vo interupt nhanh 5kHz
CP1L
ModBus-RTU
CP1L h tr iu khin ng ra pht xung 2 trc vi tc ti a 100kHz. Nhiu chc nng: Tm im gc, gia tc & gim tc hnh thang,
23
Tnh nng ni bt
Truyn thng ni tip Serial PLC Link chia s d liu gia cc PLC qua RS485/RS-422. Giao tip qua cng USB
CP1L
PLC CP1H
25
nh v
CP1H
26
Tnh nng ni bt
Kh nng m rng
CP1H
27
Tnh nng ni bt
Ng ra pht xung
CP1H
CP1H-Y
CP1H-X[]
- 4 trc: 100kHz
28
Tnh nng ni bt
B m tc cao
4 b m (Mt pha hoc sai pha) CP1H-Y[]
CP1H
- 2 ng: sai pha (500kHz) hay mt pha (1MHz) - 2 ng: sai pha (50kHz) hay mt pha (100kHz) CP1H-X[]
Cho php iu khin bin tn, tc con sut trong ngnh dt,
Tnh nng ni bt
Ng vo ngt
- Tch hp sn 8 ng vo ngt - Ng vo p ng nhanh c rng xung 50 s. - Ng vo ngt c th c dng nh b m mt pha (tn s p ng: 5 kHz)
CP1H
30
Tnh nng ni bt
Ng vo/ra tng t
CP1H
AD041
DA041
MAD11
31
Tnh nng ni bt
Truyn thng ni tip
Slave
CP1H
NS-AL002
Master
Slave 0
Slave 7
CJ1M c th kt ni
D liu c th c chia s gia 9 PLC CP1H, CP1L hay CJ1M thng qua Serial PLC Links. S word lin kt: 10 words
32
Tnh nng ni bt
ModBus-RTU
Khng cn lp trnh truyn thng Khng tnh ton CRC phc tp Truyn nhn d liu vi bin tn c thc thi rt d dng. Ch cn ghi a ch, m lnh, & d liu trong vng nh DM & t bit trong vng nh AR tng ng ln ON (A640.00: port 1, A641.00: port 2)
CP1H
33
Tnh nng ni bt
Th vin hm chc nng (FB)
Th vin FB cung cp cc khi hm chc nng gip giao tip d dng vi bin tn v iu khin nhit , nh: chy/dng, ci t & gim st tn s, ghi tr SetValue, c PresentValue,
CP1H
34
Tnh nng ni bt
Ngn ng cu trc (ST)
CP1H
Dng ngn ng lp trnh nh Pascal vit FB khi kh vit bng ladder. PLC h tr nhiu hm ton hc nh: ly cn, logarit, SIN, COS, TAN,
35
Tnh nng ni bt
iu khin bin tn
CP1H
RS-485
36
Tnh nng ni bt
Hin th LED 7 on
CP1H
Ng vo tng t
Nm chnh analog phn gii: 256. Gi tr c lu vo A642, hin th LED 7 on (00-FF) trong 3s
37
Vi s ng ho cc dng PLC, Chng ta s c c tt c trong mt b iu khin, tch hp sn ng vo / ra Analog, chc nng pht Xung, truyn thngFunction Block
CJ1G
CJ1M
CJ series
CJ1H
CPM2A
Dng CPM1A & CPM2A s c thay th bng CP1L.
CPM1A
CP1L
Functionality
PLC vi tnh nng n gin, nhng c cu trc vng nh ging nh PLC cao cp h CJ & CS 39
Gii thiu cc tnh nng ca PLC CP1L HNH DANG & CAC BO TR TREN CP1L
LED ch th
Trm ni dy ng vo (removable)
Cng kt ni ng vo tn hiu analog Dip Switch ( 6 chn) ci t cc chc nng truyn thng cho CPU
1: User memory protection 2: Auto transfer 3: AR 4: Port 1 5: Port 1 6: NC
Trm ni dy ng ra ( Removable)
Khe cm th nh
Trm ni dy ng vo ( c nh) Khe cm cng truyn thng RS232 hoc 422./ 485
Trm ni dy ng ra ( c nh)
40
Gii thiu cc tnh nng ca PLC CP1L H tr kt ni cc khi m rng ca CPM1A & CP1W Khoi CPU 30 & 40 , 60 I/O loai M
Gii thiu cc tnh nng ca PLC CP1L Kch thc cua khoi CPU 30 points (18/12) 90 mm 130 mm
CP1L-M30DR-A (AC power, relay outputs) CP1L-M30DR-D (DC power, relay outputs) CP1L-M30DT-D (DC power, transistor (NPN) outputs) CP1L-M30DT1-D (DC power, transistor (PNP) outputs)
D = 85 mm
D = 85 mm
14 points (8/6) 90 mm 86 mm
CP1L-L14DR-A (AC power, relay outputs) CP1L-L14DR-D (DC power, relay outputs) CP1L-L14DT-D (DC power, transistor (NPN) outputs) CP1L-L14DT1-D (DC power, transistor (PNP) outputs)
20 points (12/8) D = 85 mm 90 mm 86 mm
CP1L-L20DR-A (AC power, relay outputs) CP1L-L20DR-D (DC power, relay outputs) CP1L-L20DT-D (DC power, transistor (NPN) outputs) CP1L-L20DT1-D (DC power, transistor (PNP) outputs)
D = 85 mm
42
CP1L-L14DT1-D
CP1L-L20DT1-D
CP1L-M30DT1-D
CP1L-M40DT1-D
44
45
46
47
60 I/O
40 I/O
40 I/O
40 I/O
16 Out Expansion 1
16 Out
Expansion 2
16 Out Expansion 3
48
12 In
24 In
20 I/O 40 I/O
16 Out Expansion 1
49
Gii thiu cc tnh nng ca PLC CP1L Kh nng kt ni thm cc khi m rng
- Analog I/O
- Temperature input - I/O Link
50
2 counters: Differential phase (multiplier of 4, pulse plus direction input, up-down counting), 50 kHz, or 4 counters: Single-phase (incrementing), 100 kHz (The total for 4 axes, however, must not exceed 200 kHz.) Number range: 32-bit linear mode, ring mode Interrupt: Target value match comparison, range comparison 6 Max 5KhZ/total 16 bit 4 Max 5KhZ/total 16 bit
Trapezoidal acceleration/deceleration, S-curve acceleration/deceleration (fixed to 50% of duty) 2: 1 to 100 Hz (CCW/CW or pulse plus direction) PWM output (0.0 to 100.0% of duty, specified in increments of 0.1%) 2: 0.1 to 1 kHz (precision: 5% at 1 kHz) (Cannot be used, however, when four high-speed counters are being used.) 6 Min.50MicroS) 1 (setting range: 0 to 255) 1 (resolution: 1/256, input range: 0 to 10 V) 4 Min.50MicroS)
52
Vng nh cho cc Bt vo
Word I/O areas Vng nh cho cc Bit ra 1:1 Link Area Serial PLC Link Bit Area Work bits
1,600 bits (100 words): CIO 0000.00 to CIO 0099.15 (The built-in input 24 bits are allocated to 0000.00 to 0000.11 and 0001.00 to 0001.11.) 1,600 bits (100 words): CIO 0100.00 to CIO 0199.15 (The built-in output 16 bits are allocated to CIO 0100.00 to CIO CIO 0100.07 and CIO 0101.00 to CIO 0101.07.) 1,024 bits (64 words): to 3063.15 (CIO 3000 to CIO 3063)
1,440 bits (90 words): CIO 3100.00 to CIO 3189.15 (CIO 3100 to CIO 3189) 37,504 bits (2344 words) CIO 3800.00 to CIO 6143.15 (CIO 3800 to CIO 6143)
8,192 bits (512 words): W000.00 to W511.15 (W000 to W511) 16 bits: TR0 to TR15
53
55
Chc nng
V tr gn Pin Cc n ch th hot ng
M t
V tr gn Pin , lu tr d liu trong RAM, khi PLC b mt ngun, v lu gi tr thi gian thc trong PLC Dng ch th cc trng thi hot ng trong PLC ( vem chi tit phn sau)
3
4
c s dng kt ni vi mt my tnh.
Xoay chnh gi tr thanh ghi A642, trong vng nh PLC, vi gi tr t 0 n 255. c s dng thay i nhanh gi tr t cho Timer v Counter m khng cn s dng phn mm lp trnh. Cho php Kt ni tn hiu ng vo analog t 0 n 10V, c phn gii 1/256 c lu tr trong nh A643 (t 0 n 255) Ci cc chc nng cho PLC ( xem chi tit phn sau) c s dng gn th nh (15). Th nh ny cn c s dng lu tr file d phng cho cc chng trnh, tham s, gi tr nh c trong PC1L. Bn cnh ta cng c th sao lu d liu n mt CP1L khc m khng cn phi s dng bt c mt phn mm no khc
6 7
56
- C 2 loi ngun cp cho PLC : loi AC 100~240 V, loi DC =24V, ring cc u vo PLC th phi cp ngun 24 VDC.
C 2 khe cm bo Option: cho php cm thm cng truyn thng RS-232C hoc RS-422/485, mn hnh LCD gim st lu phi tt ngun PLC trc khi cm bo option vo. Cc n LED ch th trng thi cc ng vo trn PLC, n LED s sng ln khi ng vo tng ng trn PLC ON. Cho php cm thm cc khi m rng nh: Digital I/O unit , Analog I/O unit, Temperature unit.. Cc n LED ch th trng thi cc ng ra trn PLC, n LED s sng ln khi ng ra tng ng trn PLC ON. - Trn PLC c 2 u ni ngun 24VDC cp ra t PLC, 300mA, (dng cp cho cc u vo) v cc u ni ng ra.. - Th nh dng sao lu d liu b nh , hoc copy chng trnh t PLC ny sang PLC khc. Bo truyn thng RS-232C, dng kt ni PLC vi cc thit b khc theo chun truyn RS-232C Bo truyn thng RS-422/485, dng kt ni PLC vi cc thit b khc theo chun truyn RS-422/485
10 11 12 13
15 16 17
57
Gii thiu cc tnh nng ca PLC CP1L - Chc Nng cc n ch th trn PLC CP1L/CP1H
58
(Vng )
PRPHL (Vng) BKUP
Tt
Bt Tt Bt
(Vng)
Tt
59
Gii thiu cc tnh nng ca PLC CP1L - Chc Nng ca cc Dip Switch trn CPU.
Khi SW1 On, th d liu sau s c bo v : - Chng trnh trong PLC ( Use program) - Vng nh trong PLC setup.
60
61
62
63
64
Cch u dy ng vo PLC
B1 +
+ COM
B2
0
11
CP1L
COM
COM
COM
COM
24VDC Output
Ng vo PLC cho php cp ngun (+) hoc (-), cng lc, vi iu kin l phi c 2 ngun cp khc nhau B1 & B2 .
65
Cch u dy ng vo PLC
1. Ng vo PLC l Sensor 2 dy s dng ngun AC 220V
Relay
220VAC
~
Loi AC 220V
24VDC
COM
01
02
PLC
66
Cch u dy ng vo PLC
1. Ng vo PLC l Sensor 2 dy s dng ngun DC 24V
24VDC
Relay
COM
01
02
Loi DC 24V
PLC
Cch u dy ng vo PLC
1. Ng vo PLC l Sensor 3 dy ng ra Transistor NPN
out
24VDC 01 02
COM
PLC
Ng ra ca Sensor ni trc tip vo u vo trn PLC, khi Sensor On ( C ni sang E), th ng vo s c cp ngun (-), v vy COM s c ni vi ngun (+)
68
Cch u dy ng vo PLC
1. Ng vo PLC l Sensor 3 dy ng ra Transistor PNP
out
24VDC
COM
01 02
PLC
Loi DC 3 dy PNP
Ng ra ca Sensor ni trc tip vo u vo trn PLC, khi Sensor On ( C ni sang E), th ng vo s c cp ngun (+), v vy COM s c ni vi ngun (-).
69
Cch u dy ng vo PLC
1. Ng vo PLC cng mt lc c 2 loi Sensor ng ra Transistor NPN & PNP
NPN
out
Battery 1,
24VDC
PLC
01 02
COM
PNP
out
Battery 2, 24VDC
Ch : khi u vo ca PLC cng lc l 2 loi sensor NPN v PNP, th bt but phi c 2 ngun ring cung cp cho 2 sensor
70
Cch u dy ng ra PLC
1. Ni dy ng ra PLC
71
Cch xc nh a ch u vo/ra.
1.9.2 Cch xc nh a ch u vo ra trn tng CPU ca PLC h CP1L/1H Cc u vo ra (I/O) trn PLC u c nh (assign) mt a ch b nh xc nh trong vng nh CIO tham chiu trong chng trnh. Cc u ni vo ra ny c nh s sn v c nh a ch theo bng di y Bng a ch b nh cc u vo ra PLC hay CP1L (14,20,30,40 I/O) S lng u vo/ ra trn module 14 20 30 u vo ra m rng u ni trn module CPU 8 u vo : 0.00 n 0.07 12 u vo : 0.00 n 0.11 18 u vo : 0.00 n 0.11 1.00 n 1.05 24 u vo : 0.00 n 0.11 1.00 n 1.11 8 u vo : 0.00 n 0.11 1.00 n 1.11 2.00 n 2.11 6 u ra : rle / transistor 100.00 n 100.05 8 u ra : rle / transistor 100.00 n 100.07 12 u ra : rle / transistor 100.00 n 100.07 101.00 n 101.03 16 u ra : rle / transistor 100.00 n 100.07 101.00 n 101.07 6 u ra : rle / transistor 100.00 n 100.07 101.00 n 101.07 102.00 n 102.07 M s lng u m u: vo : (m = 8, (m=8 hoc 12 hoc 24 ty hoc 26 ty module) module) Word (i+1) Word (k+1),
CP1L-L14DR-A CP1L-L14DR-D CP1L-L20DR-A CP1L-L20DR-D CP1L-M30DR-A CP1L-M30DR-D CP1L-M30DT-D CP1L-M40DR-A CP1L-M40DR-D CP1L-M40DT-D CP1L-M60DR-A CP1L-M60DT-D CP1L-M36DT1-D
Model N0
40
60
72
Cch xc nh a ch u vo/ra.
Trong : K = word input cui ca CPU hoc word c phn cho Expansion Unit k trc, nu nh Expansion Unit ny ni i= word output cui ca CPU hoc word c phn cho Expansion Unit k trc, nu nh Expansion Unit ny ni Bng Cc khi m rng cho php v s lng I/O ti a ca cc Unit PLC CPU Unit Input area 14 I/O 20 I/O 30 I/O 40 I/O (add 10060 I/O) Word 0 Word 0 Word 0, Word 1 Word 0, Word 1 Word Output area Word 100 Word 100 Word 100, Word 101 Word 100, Word 101 S lng khi m rng (I/O) cho php 1 khi (54 I/O) 1 khi (60I/O) 3 khi (150 I/O) 3 khi (160 I/O)
V d: Khi ta s dng CPU 40 I/O u vo chim hai word: word0, word1; v u ra chim hai word: word100, word101. nu ta kt ni CPU ny vi cc khi m rng th u vo ca cc khi m rng bt u t word2 tr i, v u ra ca cc khi m rng bt u t word 102 tr i. 73
Cu trc v chc nng cc Vng nh 1.10 Chc nng cc vng nh trong PLC CP1L
Vng nh Input area Output area Words CIO 0 n CIO 99 (100 words) CIO 100 n CO 199 (100 words) CIO 3000 ti CIO 3063 (64 words) CIO 3100 ti CIO 3189 (90 words) CIO 3800 ti CIO 6143 (900 word) W000 ti W511 (512 words) H000 ti H511 (512 words) A000 ti A959 (960 words) (32.768 words) Bits CIO 0.00 ti CIO 99.15 (1600 bits) CIO 100.00 ti CIO 199.15 (1600 bits) CIO3000.00 ti CIO3063.15 (1024 bits) CIO 3100.00 ti CIO 3189.15 CIO 3800.00 ti CIO 6143.15 W000.00 ti W511.15 H000 ti H511.15 (8.192 bits) A000 ti AR959.15 (15.360 bits) D00000 ti D32767 c dng kt ni 1:1 Master, Slave Chc nng Cc bit ny dng gn cho cc u dy vo ra I/O
CIO Area
Serial PLC Link area Work area Work area Holding area
Dng kt ni vi nhiu CP1L hay CP1H khc Cc bit ny c s dng nh mt bit trung gian. Cc bit ny c s dng nh mt bit trung gian. Cc bit ny lu d liu v lu trng thi , khi PLC b mt ngun. (H512 ~1535 s dng cho FB) Cc bit ny phc v cho cc chc nng ring bit nh c bo v cc bit iu khin D liu lu vng nh DM ch c th truy cp theo dng word. Gi tr ca word t lu tr khi b mt in
Auxiliary area
DM area
74
4096 Bit
a ch cho cc Timer
a ch cho cc Timer
Chc Nng ca cc vng nh : 1. Vng nh CIO : Vng nh ny c s dng cho cc bit u vo/ ra, v cc bit trung gian, c truy cp theo dng Bit
75
W000
15
14
13
12
11
10
W0.00
W511 W511.15
15
14
13
12
11
10
76
H000
15
14
13
12
11
10
H0.00
H511 H511.15
15
14
13
12
11
10
Lu : T H512 ~H1535 ch s dng cho chc nng trong Fuction Block. V vy khng th dng lp trnh nh cc bit trung gian khc. 4. Vng nh Auxiliary Area (A): A000~A959 Vng nh ny cha cc bit c bit, cc c nh nhng bit khng phi l bit c bit th c th s dng t do trong chng trnh nh mt bit trung gian. Gm c 2 vng nh : - Vng nh ch c : Ch c php c ra , khng c ghi vo - Vng nh c / Ghi : cho php ghi vo hoc c ra ty .
77
Vng nh ch c
A447 A448
15
14
13
12
11
10
A959
15
14
13
12
11
10
5. Vng nh Temporary relay Are (TR). TR0~TR15: Vng nh ny ch s dng khi lp trnh bng bn phm, cn r nhnh ng ra. Khi lp trnh bng phn mm CX-Programmer th vng nh ny khng cn s dng. 6. Vng nh D liu Data Memory Area (D) . y l vng nh ln nht trong PLC, truy sut dng word , dng lu tr d liu. D liu trong vng nh ny s khng b mt khi PLC b ngt ngun in PLC loi 30/40/60 I/O D00000 D00000 D9999 D32000 D32767 D32767 78 PLC loi 14/20 I/O
Gi tr hin ti ca Timer 8. Vng nh Counter (C) : C0~& C4095 . Vng nh cho cc a ch ca Counter. Gm c 2 thnh phn : - Gi tr PV ca counter - Trng thi ca Couter bit.
C
Ga tr hin ti ca Counter
9. Vng Nh Task ( Task Flag Area:TK): TK0~TK31 : Vng ny s dng gi mt chng trnh chy hoc dng, c tt c 32 Bit , cho php gi ti a 32 chng trnh, bng lnh Task On ( TKON), Task Off (TKOF)
79
80
1. Kt Ni My Tnh
PLC CP1L/1H Tch hp sn 1 cng USB cho php kt ni trc tit t PLC ti my tnh. Download hoc Upload chng trnh, dng phn mm CX-Programmer ( CX-One)
81
Cng USB cho php ni trc tip PLC vi my tnh. Khng cn phi qua b chuyn i.
82
RS422/485 RS232C
83
RS232C
( Max 15m)
84
Temperature Controller
- Truyn thng ni tip gia cc PLC theo kiu PLC Linh (1:8)
CJ1M
CP1H
85
NS with SAP
Tch hp sn th vin FB v truyn thng: Th d : Truyn thng gim st hoc iu khin bin tn
RS 422/485
FB
86
6 7 8
1 7 1 6 1 5 1 4 1 3 1 0 1 1 1 2
87
1 9
1 8 2 0
2 3
2 1
2 2
2 4
88
4 5 6 7
Khi chuyn sang ch Output B, th cc cc ni ny s c ni trc tip vo cc ng ra trn PLC. Cho php ni trc tip n cc thit b khc nh rle trung gian, contactor, van kh nn y l ngun cp 24 VDC, 1.5A, dng cp ngun cho cc thit b khc bn ngoi nh sensor, relay. . Dng cp ngun analog 0~10V t bn ngoi vo PLC. ( ch c tc dng khi bt cng tc Analog External Adjust ln On.
10,11 12
13
Nt iu chnh (0~10V)
cng tc la chn cho ng vo Analog
Nm iu chnh 0~10 V , dng gi lp chongo4 vo Analog. Ch c tc dng khi bt cng tc Analog External Adjust xung Off.
Dng lc chn ch cho ng vo Analog - On: Khi cn a tnh hiu analog 0~10V t bn ngoi vo - Off: Khi cn gi lp tn hiu analog tng nm chnh ( Analog Adjust)
14
15
16 17
90
20 21
Khi cng 25 chn ni vo v tr Output A, th cc ng ra trn PLC, s c ni n cc n LED, dng gim st trng thi cc ng ra. Khi cng 25 chn ni vo v tr Output B, th cc ng ra trn PLC, s c ni n cc cc trn Output B, dng ni trc tip n cc thit b khc bn ngoi nh contactor, van kh nn..( lc ny cc n LED trn Output A s khng cn tc dng)
Cho php kt ni trc tip t mn hnh n my tnh, Download hoc Upload chng vi phn mm lp trnh NP-Designer. Dng cp ngun cho b training Kit Cu ch 5A , AC220V
22 23 24
91
92
93
94
Trong : - B: l mt bit thuc cc vng nh IO, H, A, W, IR. - Khi iu kin ng vo On, th lnh SET s bt Bit B On v gi lun. - Bit B ch Off khi iu kin ng vo ca lnh Reset ON.
95
- Gn gi tr cho Bit B l a ch 100.00 ( ng ra Output 0 trn PLC). - Khi u vo 0.00 On, th bit B (100.00) s On v gi lun, Khi 0.00 Off th bit B vn On
96
Trong : - S : l chn SET Bit - R : Chn Reset Bit - B : L mt bit thuc cc vng nh (IO, H, A, W, IR) - Cng Dng : Dng gi li trng thi On ca mt bit - Hot ng : Khi iu kin ng vo ca chn SET bt On, lnh KEEp (11) s bt bit B On v gi lun, cho d ng vo c On hay Off , th bit B vn gi On. Bit B ch Off khi iu kin ng vo ca chn R ( Reset) bt On.
97
Trong : - S : u vo 0.00 l chn Set Bit - R : u vo 0.01 l chn Reset Bit - B : a ch 200.00 l Bit thuc vng nh IO
Khi iu kin ng vo chn Set bit 0.00 bt On, th bit 200.00 s On theo v gi lun. Bit 200.00 ch Off khi iu kin ng vo ca chn Reset bit 0.01 On.
98
TIM N SV
Trong : - N: s ca timer N=0~4095 - S: gi tr t SV=#0~9999. s BCD. - C th t SV cho timer theo word ca cc vng nh. - C th chnh inh gi tr ca timer bng cch thay i gi tr ca word A642 thng qua vic s dng nt chnh Analog c tch hp sn trn CP1L Lu : nu gn gi tr cho timer l mt hng s th phi c du (#) ph trc hng s . Ex: # 100 => 100 x 0.1s ( phn gii 100ms = 0.1s) , th gi tr t ca timer trn thc t l 10s. 99
Bi tp v d
=> Click vo biu tng New PLC instruction (I) gi lnh Timer.
Gi tr tc thi (PV)
- Khi u vo 0.01chuyn t Off ln On th timer bt u nh thi, gi tr PV s gim dn t SV xung. - Khi gi tr PV=0 th Timer bit s bt ln On. - Khi u vo ca Timer Off th timer c Reset ng thi ng ra cng Off theo.
100
TIMH(015)
N
S
Trong :
- N: s ca timer N = 0~4095 - SV: gi tr t S = #0~9999 ( s BCD) - C th t SV cho timer theo word ca cc vng nh - C th chnh gi tr ca timer bng cch thay i gi tr ca word A642 thng qua vic s dng nt chnh Analog c tch hp sn trn CP1L/1H
101
Gi tr tc thi(PV)
- Khi u vo 0.01 chuyn t Off ln On th timer bt u nh thi, gi tr PV s gim dn t gi tr ca SV v 0. - Khi gi tr PV=0 th Timer Bit s bt ln On v gi lun. - Khi u vo ca Timer Off th timer c Reset ng thi Timer Bit cng Off theo. 102
BINARY
TIML(542)
D1 D2 S
Trong : - D1 c nh Completion ( Timer Bit) - D2 : Gi tr PV - S : Gi tr t
TIMX(543) D1 D2 S
103
Khng s dng
- D2 : l gi tr hin ti ca Timer : D2 & D2+1 , gm 2 word c 8 s , PV c gi tr t : #00000000 ~#99999999 (loi BCD TIML(542)), hoc t #00000000 ~#FFFFFFFF (tc t : &0 ~&4294967290 s thp phn) cho loi Binary TIMX(543)
D2+1 D2 D2
- S : l gi tr t ca Timer : S & S+1 , gm 2 word c 8 s , cha gi tr t t : #00000000 ~#99999999 (loi BCD TIML(542)), hoc t #00000000 ~#FFFFFFFF (tc t : &0 ~&4294967290 s thp phn) cho loi Binary TIMX(543
S+1 S S
104
Bi Tp V D:
Hot ng ca TIML (542) nh sau: - Khi iu ng vo ca lnh TIML(542) On, Bit 0.00 =>On - Th timer s bt u nh thi, lc ny gi tr PV ca timer word W0 s gim dn t gi tr ca S v 0. - Khi gi tr ca PV ca timer (Word W0=0, th c completion (bit H0.00) s On . - Khi iu kin ng vo ca TIML(542) Off ( Bit 0.00=> Off), th timer s b reset v c Completion (H0.00) cng Off theo.
105
CNT N SV
Trong : - Counter input: ng vo kch hot counter m. (tc ng cnh ln) - Reset input: ng vo Reset counter - N: s ca counter N =0~4095 - SV: gi tr t SV= # 0~9999 - C th t SV cho counter theo word ca cc vng nh - C th chnh gi tr ca counter bng cch thay i gi tr ca word A642 thng qua vic s dng nt chnh Analog c tch hp sn trn CP1L/1H.
106
Bi tp v d
Gi tr tc thi (PV)
- Khi iu kin ng vo ca Counter bit 0.01 chuyn t Off On counter s gim t SV xung 1 gi tr. - Khi gi tr PV=0 th counter bit s On v gi lun, lc ny counter s khng tc ng khi u vo On hoc Off. - B m s Reset PV v gi tr t SV khi u vo Reset chuyn t Off ln On
107
CNTR (12)
N
R
SV
Trong : - II : u vo m tng - DI : u vo m gim - R : u vo Reset - N : s ca counter N=0~4095 - SV : gi tr t SV= #0~9999 ( s BCD) - C th t SV cho Reversible counter theo word ca cc vng nh sau :
108
Bi tp v d
Gi tr PV
-Khi u vo II (Increment input) bit 0.00, chuyn t Off => On B m s tng gi tr ca PV ln 1 . - Khi u vo DI ( Decrement input) bit 0.01, chuyn t Off => On. B m s gim gi tr ca PV xung 1. - Lc m tng, Counter Bit s On khi gi tr PV ca counter chuyn t gi tr SV => 0. - Lc m gim, Counter Bit s On khi gi tr PV ca counter chuyn t 0 => SV. - Reversible counter s m xoay vng t 0=>SV, hoc t SV=> 0. ty theo kiu m tng hay m gim. - B m s Reset PV v 0 khi u vo R chuyn t Off ln On. 109
9. Lnh DIFU/DIFD
DIFU (013)
Input
Cycle time
DIFU
DIFD (014)
DIFD
Cng Dng: - Lnh DIFU s bt Bit B On trong mt chu k qut chng trnh, khi iu kin ng vo tc ng cnh ln. - Lnh DIFD s bt Bit B On trong mt chu k qut chng trnh, khi iu kin ng vo tc ng cnh xung.
110
Lnh DIFU/DIFD
DIFU (14)
B
- B: l mt Bit
- B: C th t a ch ca cc vng nh sau: IO, W, A, H, IR.
111
112
Lnh Interlock
- Khi iu kin thc hin ca lnh IL l On th on chng trnh t IL (02) n ILC(03) vn c thc hin bnh thng nh chng trnh chnh. - Khi iu kin thc hin ca lnh ny l Off, tt c cc cc ng ra theo sau lnh IL(02) cho n lnh ILC(03) s Off, Timer s b Reset, Counter gi nguyn gi tr, tt c cc lnh khc s khng thc hin.
113
114
C php ng
JMP (004) N
Trong :
Jump
JME (005) N
117
119
Lu : - Cc c nh so snh phi c t chung Rung vi ln CMP (20). Nu t khc Rung th c nh s so snh sai. Trong trng hp dng nhiu ln so snh trong chng trnh. Hnh bn cc c nh t sai v tr. Do khc Rung vi lnh CMP(20).
Cc c nh t sai v tr.
120
D
- Trong : - S : L word ngun - D : L Word n Cng Dng : Lnh Mov thc hin copy ni dung ca S b vo D => Khi lnh MOVE c iu kin thc hin l On, lnh ny s copy ni dung ca word S b vo trong word D. ni dung ca word ngun S khng thay i khi thc hin lnh ny.
121
- Khi iu kin ng vo ca lnh MOV(21), Bit 0.00 => On. Lnh Mov(21) s thc hin copy ni dung ca S=#55 , sau b vo word D= D0 , ni dung ca D s thay i cn ni dung ca S vn gi nguyn.
122
A B C D B C
t: C=#0011
V D 2 :
A B C D C D
t: C=#0110
V D 3 :
A B C D D A B C
t: C=#0330
V D 4 :
A B C D B C D A
t: C=#0033
V D 5 :
A B C D B C D A
t: C=#0332
V D 6 :
A B C D D A B C
t: C=#0031
124
Bi Tp V D : - Khi iu kin ng vo bit 0.00 =>On. Lnh MovD (83) s thc hin copy ni dung ca cc Digit trong S b vo D. Theo ch nh ca ni dung trong word C.
C= #0332 .
A B C D B C D A
125
MovB(82) S C D
Trong : - S : L Word Ngun - D : L Word n - C : L word ch nh => Lnh MovB (82) s thc hin copy ni dung ca mt bt trong S b vo D. a ch ca Bit cn copy trong S v v tr Bit cn b vo trong D s c ch nh trong word C 15
m Word ngun Word ch nh Word n
8 7
n
n
9 1 8 0 7 0 6 0 5 0 4 0 3 0 2 0 1 0 0 0
15 14 13 12 11 10
Bi tp V d :
S=H0
D=W0
- Khi iu kin ng vo ca lnh MovB(82) (Bit 0.00) => On. Lnh MovB (82) s copy ni dung ca bit 09 trong word S , dau b vo bit 05 trong word D.
127
XFER(80)
N
S D
Trong : - N : l s lng word cn copy. - S : l word u tin ca khi ngun. - D : l word u tin ca khi n. Cng Dng :
S lng word cn copy Word u tin ca khi ngun Word u tin ca khi n
- Lnh Block transfer cho php copy cng mt lc nhiu word t khi S v b vo khi D. S lng word copy s do N quyt nh 128
D00010
0013
0014
0015
0016
0017
129
BSET(71)
S St E
Trong :
- S : l word ngun - St: l word u tin ca khi - E: l word cui cng ca khi, Cng Dng : ( St E, St & E phi cng mt vng nh)
Word ngun Word u tin ca khi Word cui cng ca khi
Dng t nhiu word cng lc theo mt gi tr no , c t trc trong word ngun S. ( Thng c dng xa vng nh) 130
- Khi iu kin ng vo bit 0.00 => On. Lnh BSET (71) s thc hin copy ni dung ca S b vo khi t St n E. Ni dung ca S s khng thay i.
(E = D100)
H0
131
SFT(10) St
Word bt u dch Word kt thc
Ng vo dch (P)
Ng vo reset (R)
Trong : - I : D liu ng vo : Nu I: Off, dch s 0. I: On dch s 1. - P : Ng vo dch : Mi khi P chuyn t Off => On, th SFT(10) s dch c khi t St => E , sang tri mt bit - R : Ng vo Reset : Khi R On, s reset tt c cc Bit t St => E =0 - St: L Word bt u dch - E : l word kt thc ( St E, St & E phi cng mt vng nh) 132
I
1
Cng Dng - Dch ton b ni dung ca khi ( t St => E) sang tri 1 bit, khi iu kin ng vo ca chn P chuyn t Off => On.
- Nu iu kin I = On, th lnh SFT(10) s dch s 1 vo bit 0 cua word St , nu I= Off s dch s 0 vo bit 0 ca word St.
- Ni dung ca bit cui cng trn word E ( bit 15) s dch ra bn ngoi v s b mt i. Bi tp v d : -Trong v d bn th : - I : l Bit 00 - P : l Xung 1 s - St = E =100 , y l word 100 ca vng nh IO ( word Output trn PLC), Khi
133
SFTR(084) C St E
Trong :
- C : l word iu khin - St : Word bt u dch - E : Word Kt Thc, Cng Dng :
Lnh ny cho php dch cng lc nhiu word t St n E, sang tri hoc sang phi mt Bit, ty theo trang thi ca word iu khin C.
134
135
H01.3
Mt
- Khi Bit H0.12 Off = > Lnh s dch t phi sang tri bt u t: bit 15 ca word D00105 ~ bit 0 ca D00100.
Mt
H01.3
136
----------
E Mt
15
St
0 15
----------
----------
--------------
15
----------
137
H0000 Mt
D00110 D00109 D00108 D00107 D00106 D00105 D00104 D00103 D00102 D00101 D00100 ABCD
138
Mt
139
0|0|0|0
Mt
140
Mt
141
Mt
0|0|0|0
142
143
Bi tp v d
Lnh DIFU c dng nhm lm cho W0.00 ch On mt ln thc hin lnh cng bn di.
144
-R : word kt qu
-Khi c iu kin thc hin lnh l On, lnh tr ni dung trong Su cho Mi sau gn kt qu ra R
145
Bi tp v d
Lnh DIFU c dng nhm lm cho W0.00 ch On mt ln thc hin lnh tr bn di.
Khi c iu kin thc hin lnh l On, lnh tr c thc hin v kt qu (50) c gn ra D10
146
-R : word kt qu
-Khi c iu kin thc hin lnh l On, lnh thc hin vic nhn ni dung trong Md cho Mr sau gn kt qu ra R
147
Bi tp v d
Trt khi lnh nhn c thc hin CP1<CP2 nn c nh nh hn P_LT (CF007) On do ng ra 100.00 On
148
Bi tp v d
Khi bit 0.00 On. Lnh nhn c thc hin. Kt qu ca php nhn c gn cho D20 (80). Lc ny CP1>CP2 nn c nh ln hn P_GT (CF005) On do ng ra 100.01 On
149
Bi tp v d
Trt khi lnh chia c thc hin CP1<CP2 nn c nh nh hn P_LT (CF007) On do ng ra 100.00 On
151
Bi tp v d
Khi bit 0.00 On. Lnh chia c thc hin. Kt qu ca php chia c gn cho D30 (80). Lc ny CP1=CP2 nn c nh ln hn P_EQ (CF006) On do ng ra 100.01 On
152
@INI (880) P C NV
C=0000 Hex : Start comparision : Lnh INI(880) bt u so snh gi tr PV ca high speed counter. Theo bng ng k trong lnh (CTBL(882)
C=0001 Hex : Stop comparision : Lnh INI(880) dng so snh gi tr PV ca high speed counter. Theo bng ng k trong lnh (CTBL(882) Ghi Ch : cc gi tr cn so snh ny phi c ng k trong bng so snh ca lnh CTBL (882), nh vy trong khi C=0000 Hex, hoc C=0001 Hex, lun lun phi km theo lnh CTBL(882) C=0002 Hex: cho php thay i gi tr PV ca cc lnh pht xung, High speed counter, hoc ng vo ngt.
154
Khi C=0003 Hex : Lnh INI (880) thc hin ngt ng ra pht xung ca cc port 0000 n 0003, hoc 1000 & 1001, ty theo gi tr ci t.
Lnh Speed s thc hin pht xung, khi iu kin ng vo ca lnh INI(880) On, th ng ra pht xung 0000 ( a ch 100.00) s b ngt.
155
=> Lnh ny dng pht xung, cho php ci t tn s xung pht ra.
@SPED(885) P M F
, a ch 100.00 CW, 100.01 CCW , a ch 100.02 CW, 100.03 CCW , a ch 100.04 CW, 100.05 CCW , a ch 100.06 CW, 100.07 CCW
156
- ch : Continue Mode : Xung s c pht lin tc cho n khi dng chng trnh. - Ch : Independent Mode: Xung s c pht ra lin tc cho n khi s lng pht xung pht ra bng s lng xung ci t lnh SET SPULSE (PULS(881)). Xung s khng pht ra nu khng ci t lnh PULS(881) trc.
=> Lnh ci t s lng xung pht ra. cho lnh SPED hoc ACC ch Independent
@PULS(886)
P
T N
P : Ch nh cng pht xung, T : Ci t loi xung pht F : Word u tin ci s lng xung pht ra.
158
159