1 | P a g e

CERTIFICATE
This is to certify that <name> of class XII has
satisfactorily completed the project on LOGIC
GATES nder the !idance of <teachers
name>drin! the session "#$%&"#$'(
2 | P a g e
VALUED BY
TEACHER
EXTERNAL EXAMINER
PRINCIPAL
3 | P a g e
DATE:
AC)*O+LE,G-E
*T
I.d li/e to e0press my !reatest !ratitde to the
people 1ho ha2e helped 3 spported me
thro!hot my project( I4 m !ratefl to or
school4s 567SICS faclty
I than/ <teachers name> for her continos spport
for the project8 from initial ad2ice 3
encora!ement to this day( Special than/s of
mine !oes to my collea!es 1ho helped me in
completin! the project 9y !i2in!
necessary
information on the apparats sed in this
e0periment8 made this project easy and

accrate(
4 | P a g e
I 1ish to than/ my parents for their ndi2ided
spport 3 interest 1ho inspired me 3
encora!ed me to !o my o1n 1ay 1ithot
1hich I 1old 9e na9le to complete my
project( At last 9t not the least I 1ant to
than/s my friends 1ho appreciated me for my
1or/ 3 moti2ated
me(
CO*TE*T
:Introdction
: E0periment
1. Aim $#
5 | P a g e
2. Apparats $#
3. Theory $$
4. 5rocedre $;
5. Circits 5repared ""
6. O9ser2ations "'
7. <eslt ";
6 | P a g e
=i9lio!raphy ">

I*T<O,?CTIO*
Logic Gates:
A !ate is a di!ital circit that follo1s crtain lo!ical
relationship 9et1een the inpt and otpt 2olta!es(
Therefore8 they are !enerally /no1n as lo!ic !ates @
!ates 9ecase they control the flo1 of information(
The fi2e common lo!ic !ates sed are *OT8 A*,8 O<8
*A*,8 *O<( Each lo!ic !ate is indicated 9y a sym9ol and
its fnction is defined 9y a trth ta9le that sho1s all the
possi9le inpt lo!ic le2el com9inations 1ith their
respecti2e otpt lo!ic le2els(
Trth ta9les help nderstand the 9eha2ior of lo!ic !ates(
AiB *OT !ate AIn2erterB
This is the most 9asic !ate8 1ith one inpt and one otpt(
5rodces a C$4 otpt if the inpt is C#4 and 2ice&2ersa( That
is8 it prodces an in2erted 2ersion of the inpt at its otpt(
A Y=A
0
1
7 | P a g e
1 0
AiiB O< Gate
An O< !ate has t1o or more inpts 1ith one otpt( The
otpt 7 is $ 1hen either inpt A or inpt = or 9oth are $s8
that is8 if any of the inpt is hi!h8 the otpt is hi!h(
A B Y=A OR B(A+B)
0 0 0
0 1 1
1 0 1
1 1 1
AiiiB A*, Gate
An A*, !ate has t1o or more inpts and one otpt( The
otpt 7 of A*, !ate is $ 8only 1hen inpt A and inpt =
are 9oth $( It /ind of loo/s for the minimm of the t1o
si!nals(
A B Y=A AND
B(A.B)
0 0 0
0 1 0
8 | P a g e
1 0 0
1 1 1
$
So! B"#$% Lo&$% '"(!# ")* T+!$, T,-(+
T"./!#
Circit dia!rams
AND 'ATE
OR 'ATE
NOT 'ATE

Experiment
AIM
To design and simulate basic
logic gates and to design an
appropriate logic gate
combination for a given truth
table.
APPARATUS
A project 9oard
T1o *'##> diodes
T1o LE,
A D2 9attery 1ith a connector
T1o =5E&=CF'> transistors
T1o $##8 three F;# resistors
Connectin! 1ires
T6EO<7
The three 9asic lo!ic !ates and their
com9inations are the 9ildin! 9loc/ of the
di!ital circit(
1. OR
gate
A
B
A
G
=
The O< !ate is an electronic circit that !i2es a hi!h
otpt A$B if one or more of its inpts are hi!h( A pls
AGB is sed to sho1 the O< operation(
CIRCUIT DIA'RAM:
2. AND Gate
A A(=
=
The A*, !ate is an electronic circit that !i2es hi!h
otpt only if all inpts are hi!h
CIRCUIT DIA'RAM :
3.
NOT
Gate
The *OT !ate is an electronic circit that prodces an

in2erted 2ersion of the inpt at its otpt( It is also /no1n
as an in2erter(
A
A
CIRCUIT DIA'RAM:
#
$

PROCEDURE
Design of basic logic gates(

DESI'N OF AND 'ATE

COMPONENTS: T1o p&n jnction diode8 A LE,8 A
$## resistors
CONSTRUCTION: An A*, !ate can 9e realiHed
9y connectin! the diodes as sho1n in the fi!re( A
resistance of $## is connected in series 1ith the
LE, to pre2ent its malfnction(
PRO0ECT BOARD CIRCUIT:
GROUND
HIGH

DESI'N OF OR 'ATE
COMPONENTS: T1o p&n jnction diode8 A LE,8 A
$## resistors
CONSTRUCTION: An O< !ate can 9e realiHed 9y
connectin! the diodes as sho1n in the fi!re( 6ere also
there is a need for a $## resistor in series 1ith LE,
PRO0ECT BOARD CIRCUIT:
DESI'N OF NOT 'ATE
COMPONENTS: A transistor8 t1o LE,s8 three F;#
resistors(
CONSTRUCTION: not !ate circit can 9e realiHed 9y
connectin! an *5* transistor as sho1n in the fi!re( The
9ase of the transistor is connected to the inpt thro!h
resistance of F;# and emitter is connected to the ne!ati2e
terminal( The collector is connected to the positi2e
terminal and the otpt 2olta!e at collector is 1ith respect
to ne!ati2e.
PRO0ECT BOARD CIRCUIT:
1
2
3
Ground
High line
1=2=3=600
Logic gate combination for gien tr!t"
table
$( +rite prodct term for each inpt AmintermB8 Com9ination
1here =oolean fnction has otpt
"( +hile 1ritin! minterms8 complement the 2aria9le 1hose 2ale
is # other1ise 1rite it in the direct form A1ithot complementB(
%( Add all the minterms to o9tain the =oolean fnction(
%( ,ra1 the circit sin! 9asic LOGIC Gates(
So 1!2 %+oo#! (+! &$3!) T,-(+ T"./!.
A B Y=A.B Y
0 0 0 1
0 1 0 1
1 0 0 1
1 1 1 0
The =oolean Inction IA08yB is o9tained asJ
F!"#$% &'.(')&.(')&'(
% (')&'( <,istri9ti2e la1>
% &')('$()('$ <,istri9ti2e la1>
% &')(' <la1 of complements>
% &($' <,e-or!an4s theorem>
So8 or e0pression redces to that of a *A*, Gate
lo!ic A*ot of A*,B(
LOGIC CI<C?IT ISJ
F=(x.y)
x

CIRCUIT DIAGRAM
High line
Ground
C$,%-$(#
P,!4",!*:5
AND gae
OR gae
NOT gae
NAND gae

OBSERVATION
S
1. Stimlation of A*, !ate
The follo1in! conclsions can 9e easily dra1n from the
1or/in! of electrical circitJ
aB If 9oth s1itches are open AAK#8 =K#B then LE, 1ill
not !lo18 hence 7K#(
9B If S1itch one s1itch is open and the other is closed
AAK$8 =K# or AK#8 =K$B then LE, 1ill not !lo18 hence
7K#(
cB If s1itch A 3 = 9oth closed AAK$8 =K$B then LE, 1i
ll !lo18
6ence 7K$(
2. Stimlation of O< !ate
The follo1in! conclsions can 9e easily dra1n from the
1or/in! of electrical circitJ
aB If 9oth s1itches are open AAK#8 =K#B then LE, 1ill
not !lo18 hence 7K#(
9B If S1itch one s1itch is open and the other is closed
AAK$8 =K# or AK#8 =K$B then LE, 1ill !lo18 hence
7K#(
cB If s1itch A 3 = 9oth closed AAK$8 =K$B then LE, 1i
ll !lo18
6ence 7K$(
3. Stimlation of *OT !ate
a) If switch A is open (i.e. A=0), the LED will glow, hence Y=1.
b) If Switch A is closed (i.e. A=1), the LED will not glow, hence Y=0.
4. Stimlation of *A*, !ate
a) If Switch A ! open (A=0, !=0) then LED will glow, hence Y=1.
b) If Switch A open ! closed then (A=0, !=1) LED will glow, hence Y=1.
c) If switch A closed ! open then (A=1, !=0) LED will glow, hence Y=1.
d) If switch A ! a"e closed then (A=1, !=1) LED will not glow, hence Y=0
R!
#-/
(:
B"#$% /o&$% &"(!# 1!,! *!#$&)!*
")* #$-/"(!* ")* /o&$% %$,%-$(
1"# 4,!4",!* 6o, (+! &$3!) (,-(+
("./!
BIBLIO'RAPHY:5
+i/ipedia
Electronic de2ices and circits 9y E =
Gpta
Conceptal physics 9y G C A!ar1al
Encarta