Professional Documents
Culture Documents
Introduction to
USRP E310
www.tenettech.com
Audience
Mil/Aero/Gov
Academic Research
RF A
Power
Management
TRX-A
JTAG
Debug
RX2-A
ARM
ARM
MicroSD Flash
FPGA
Sync
Ethern
USB 2.0 Host
et
AD9361
RFIC
Filter bank
RF B
TRX-B
1GB
DRAM
512MB
DRAM
RX2-B
GPS
Ant
GPS
Receiver
TCXO
www.tenettech.com
Local
Oscillator &
Sample
Clock
FORM FACTOR
Size: 133 x 68.2 x 26.4 mm
Weight: 375 grams (225 gram OEM
version)
Includes bottom mounting holes
2-6 Watts typical (18W Max)
www.tenettech.com
PERIPHERALS
Front Panel
Back Panel
Top Row
Left to Right
www.tenettech.com
* Filter bank pass bands with normalized gain, based on component characteristics.
www.tenettech.com
Processor cores
Clocking frequency
DMA Channels
External DRAM
2
667 MHz
8
1 GB
FPGA Resources
Xilinx7 FPGA
85k
53,200
160,400
560kB
220
276 GMACs
ARM
RFIC FPGA
ARM
Embedded Linux
Cortex A9
FPGA
ARM Processor
www.tenettech.com
Custom Application
GNU Radio
Python / GRC
C / Other
UHD Driver
UHD FPGA Bitfile
Qty
Description
6V power supply
GPS Antenna
uC
Precision Time
<< Future Capability
GPS
Precision Frequency Ref
TCXO
www.tenettech.com
Low Cost
B2xx
Embedded
E3xx
General Purpose
N2xx
High Performance
X3xx
70 M 6 G
70 M 6 G
20 MHz
120 MHz
Channels
2 Tx, 2 Rx
2 Tx, 2 Rx
w/ filter banks
1 Tx, 1Rx
2 Tx, 2 Rx
DAC/ADC
Res./Rate
Frequency (Hz)
Bandwidth
Noise Figure
Processing
5-7 dB
Host PC
Host PC
Kintex7 FPGA
Host PC
Phase Coherent
Phase Coherent
Phase Coherent
*Phase Coherent
Latency
ms to Host
uS to FPGA
uS to Host
mS to Host
uS to FPGA
uS to Host
Bus
USB3, USB2
1 GigE
1/10GbE
Cabled PCIe x4
None
None
None
None
MIMO
**Calibration
www.tenettech.com
SUMMARY
The USRP E310 extends the embedded USRP product family, engineers
can begin prototyping using a low-cost B200 or MIMO capable X300
platform and deploy on the USRP E310 for stand-alone applications with
a common software experience.
Matt Ettus,
Founder and President of Ettus Research
www.tenettech.com
12
Thank you!!!
www.tenettech.com