1) A digital computer has a common bus system for 16 registers of 32 bits each.

The
bus is constructed with multiplexers.
(1)How many selection inputs are there in each multiplexer ?
(2)What size of multiplexers are needed ?
(3)How many multiplexers are there in the bus ?
Ans)(1) 4 selection lines to select one of 16 registers.
(2) 16 1 multiplexers.
(3) 32 multiplexers, one for each bit of the registers.

2) The following transfer statements specify a memory. Explain the memory operation
in each case.
(1)R2 M[AR]
(2)M[AR] R3
(3)R5 M[R5]
Ans)(1) Read memory word specified by the address in AR into register R2.
(2) Write content of register R3 into the memory word specified by the address
in AR.
(3) Read memory word specified by the address in R5 and transfer content
to
R5 (destroys previous value)

3) The adder-subtractor circuit of has the following values for input mode M and data
inputs A and B. In each case, determine the values of the outputs : S3, S2,S1, S0 and
C4.
M A
B
a. 0 0111
0110
b. 0 1000 1001
c. 1 1100
1000
d. 1 0101 1010
e. 1 0000 0001
Ans)
M A
B
Sum
0 0111 + 0110
1101
0 1000 + 1001 0001
1 1100 1000 0100
1 0101 1010 1011
1 0000 0001 1111

Cu
0
1
1
0
0

7 + 6 = 13
8 + 9 = 16 + 1
12 8 = 4
5 10 = 5(in 2s comp.)
0 1 = 1 (in 2s comp.)

4) Design a 4-bit combinational circuit decrementer using four full-adder circuits.

Ans)

5) Design a digital circuit that performs the four logic operations of exclusive-OR,
exclusive-NOR, NOR, and NAND. Use two selection variables. Show the logic
diagram of one typical stage.
Ans)

6) Register A holds the 8bit binary 11011001. Determine the B operand and the logic
microoperation to be performed in order to change the value in A to :
1. 01101101
2. 11111101
Ans)
(1) A = 11011001
(2) A = 11011001
B = 10110100
B = 11111101(OR)
01101101
11111101
AAB
A AVB
7) The 8bit registers AR, BR, CR and DR initially have the following values :
AR = 11110010
BR = 11111111
CR = 10111001
DR = 11101010

Determine the 8bit values in each register after the execution of the following
sequence of
microoperations.
(1)AR
(2)CR
(3)AR

AR + BR
CR DR, BR
AR CR

Ans)(1) AR = 11110010
BR = 11111111(+)
AR = 11110001

BR + 1

BR = 11111111 CR = 10111001 DR= 11101010

(2) CR = 10111001
BR = 11111111
DR = 11101010(AND)
+1
CR = 10101000
BR = 00000000 AR = 11110001 DR = 11101010
(3) AR = 11110001
CR = 10101000(1)
AR = 01001001
BR = 00000000 CR = 10101000 DR = 11101010
8) An output program resides in memory starting from address 2300. It is executed
after the computer recognizes an interrupt when FGO becomes a 1(while IEN = 1).
a. What instruction must be placed at address 1 ?
b. What must be the last two instruction of the output program ?
Ans)(a) BUN 2300
(b) ION
BUN 0 I (Branch indirect with address 0)

9) Write an assembly level program for the following pseudocode.

(1)SUM = 0
(2)SUM = SUM + A + B
(3)DIF = DIF C
(4)SUM = SUM + DIF
Ans)(1) CLA
STA SUM
(2) LDA SUM
ADD A
ADD B
STA SUM
(3) LDA C
CMA
INC ADD DIF
STA DIF
(4) LDA SUM
ADD DIF
STA SUM
10) Write a program loop using a pointer and a counter to clear the contents of hex
locations 500 to 5FF with 0.
Ans)(100)16=(256)10
500 to 5FF(256)10 locations
ORG
LDA
STA
LDA
STA
CLA
LOP, STA
ISZ
ISZ
BUN
HLT
ADS, HEX
PTR, HEX
NBR, DEC
CTR, HEX
END

100
ADS
PTR /Initialize pointer
NBR
CTR /Initialize counter to 256
PTR I /store zero
PTR
CTR
LOP
500
0
256
0