Professional Documents
Culture Documents
Aastha Singhal
Charu Madhu
Vijay Kumar
Department of Electronics and Communication
University Institute of Engineering and Technology, Panjab University
Chandigarh, India.
I. INTRODUCTION
Phase Locked Loop (PLL) is a closed loop feedback system
that is capable to track the fixed phase relationship between
phase of output and the reference clock. It is widely used for
clock recovery, as a frequency synthesizer, jitter attenuator
and synchronization of chips in GPS receivers [1]. The
foundation of PLL was led in 1918 with the invention of super
heterodyne but it uses large number of tuned stages. In early
1930s attempt of comparing frequency of oscillator with
input of detector is carried out which results into introduction
of PLL in 1932 by de Belle size, French Engineer [2].Since
then the basic PLL block diagram has nearly remained same
but time to time lot of researches and advancements has been
done on various parameters of PLL such as the lock time, the
phase noise, jitter, loop bandwidth, output frequency and
acquisition time. When certain parameters are improved,
others factors may get worse.PLL can be configured in
following three ways- Analog PLL (all blocks are analog),
Hybrid PLL (combination of both analog and digital circuit)
and All Digital PLL (all blocks are implemented
digitally).The paper is organized as follows: Section II
presents Prior work using APLL. Section III gives Overview
of ADPLL architecture. Section IV presents mathematical
modelling of ADPLL and finally conclusion is drawn in
section V.
II. PRIOR WORK USING APLL
There are three building blocks of PLL - Phase Detector,
Loop filter and VCO (Voltage Controlled Oscillator) [1].
Phase detector compares the phase of each input, proportional
()
(a)
(b)
Fig.2 (a) XOR implementation (b) PD based on edge triggered JK
(a)
Fig.8 Logical configuration of Digital LPF
(b)
Fig.5 (a) First deglitching filter circuit (b) Second deglitching filter circuit
K K F
K K K
K K K
K /
K K
K
D (z) =
L
L
V. CONCLUSION
In this paper, a detailed analysis of various techniques for
designing the phase detector, digital loop filter and digital
controlled oscillator in ADPLL is provided. Among all the
methods to design detector, PFD with TDC is the best
approach as the amount of glitches using this method is less.
Digital loop filter is designed using bilinear transformation of
RC loop filter.DCO structure based on ring oscillator is
preferred for low power and low complex design. Finally, if
we use PFD, TDC and digital loop filter together in ADPLL,
various parameters such as lock-in time, power consumption
and stability can be evaluated and comparison with the results
of existing ADPLL structures can be carried out.
VI. REFERENCES
[1] Razavi, B.: Design of Analog CMOS Integrated Circuits, McGrawHILL, 2001.
[2] Roland E.Best: Phase locked loop: Design, simulation and applications,
4th ed., New York: McGraw-hill, 1999.
[3] Pauls, G. and Kalkur, T.S.: PLL jitter reduction by utilizing a
ferroelectric capacitor as a VCO timing element, IEEE transactions on
ultrasonics, ferroelectrics and frequency control, vol-54, No-6, June 2007, pp.
1096-1102.
[4] Nakanishi, Y., Kobayashi, F., and Kondoh, H.: Low jitter PLL by
interpolate compensation, IEEE Asia Pacific Conference on Circuits and
Systems, (APCCAS), Nov 2008, pp. 1078-1081.
[5] Venkatanayanan, H.V. and Bushnell, M.L.: A Jitter reduction circuit
using autocorrelation for phase locked loops and serializer deserializer
(SERDES) circuits, 21st international conference on VLSI design (VLSID),
Jan 2008, pp. 581-588.
[6] Wu, J., Ma, Y., Zhang, J. and Xie, M.: A Low-jitter synchronous clock
distribution scheme using a DAC based PLL, IEEE transactions on nuclear
science, vol-57, No-2, April 2010, pp. 589-594.
[7] Siwiec, K., Borejko, T. and Pleskacz, W.A.: CAD tool for PLL design,
IEEE 14th International Symposium on design and diagnostics of electronic
circuits and systems (DDECS), April 2011, pp.283-286.
[8] Telba, A.A.: Modelling and simulation of wideband low jitter frequency
synthesizer, IEEE International Conference on Multimedia, signal processing
and communication technologies, March 2009, pp.317-319.
[9] Sogo,K.,Toya,A. and Kikkawa,T.: A ring VCO-based Sub-sampling PLL
CMOS circuit with 0.73 ps jitter and 20.4 mW power consumption, Asia and
South pacific conference on design automation conference (ASP-DAC), Jan
2013, pp. 101-102.
[10] Xiang Gao, Klumperink,E. A.M., Bohsali,M. and Nauta,B.: A Low
Noise Sub-Sampling PLL in which divider noise is eliminated and PD/CP
noise is not multiplied by N2, IEEE Journal of solid state circuits, vol.44,
No.12, December 2009, pp. 3253-3263.
[11] Mendel, S., Vogel, C.: A z-domain model and analysis of phase-domain
All- Digital Phase Locked Loops, IEEE, 2007.
[12] Yu-Ming Chung and Chia-Ling Wei, An All-Digital Phase-Locked loop
for Digital power management integrated chips, IEEE International
Symposium on circuits and systems, May 2009, pp. 2413-2416.
[13] Lata, K. and Kumar, M.: ADPLL Design and Implementation on
FPGA, 2013 International Conference on Intelligent Systems and Signal
Processing (ISSP), March 2013, pp.272-277.
[14] Ching-Che Chung and Chen-Yi Lee: An All-Digital Phase-Locked loop
for High- Speed Clock generation, IEEE Journal of solid-state circuits, vol.
38, No.2, February 2003, pp.347-351.
[15] Chang-hong Shan, Zhong-ze Chen, Yan Wang: An All-Digital PhaseLocked loop based on Double Edge Triggered Flip-flop, IEEE, 2006.
[16] Watanabe, T. and Yamauchi, S.: An All-Digital PLL for Frequency
multiplication by 4 to 1022 with seven cycle lock time, IEEE Journal of
solid-state circuits, vol. 38, No.2, February 2003, pp.198-204.
[17] Abadian, A., Lotfizad, M., Majd, N.E., Ghoushchi, M.B.G and Mirzaie,
H.: A new low- power and low-complexity All Digital PLL (ADPLL) in 180
nm and 32 nm, IEEE International Conference on electronics, circuits and
systems, December 2010, pp.305-310.
[18] Kumm, M., Klingbeil, H. and Zipf, P.: An FPGA-based linear AllDigital Phase-Locked loop, IEEE Transactions on circuits and systems-I,
Regular papers, vol.57, No.9, September2010, PP.2487-2497.
[19] Kratyk,V., Hanumolu,P.K, Moon,U. and Mayaram,K.: A Design
Procedure for All-Digital Phase-Locked loops based on a charge pump phase
locked loop analogy, IEEE Transactions on circuits and systems-II, Express
Briefs,vol.54, No.3 March 2007.
[20] Sreekumar, S., Geetha and Snoop, M.K.: FPGA Implementation of
ADPLL, International journal of emerging technology and advanced
engineering, vol.2, issue 6, June, 2012.
[21] Xin Chen, Jun Yang and Xiao-ying Deng: A Contribution to the discrete
z-domain analysis of ADPLL, IEEE International Conference on ASIC,
October 2007, pp.185-188.
[22] Bohan Wu, Weixin Gai and Te Han: A Novel Frequency Search
Algorithm to achieve fast locking without phase tracking in ADPLL, IEEE
International Symposium on Circuits and systems (ISCAS), May 2013,
pp.2464-2467.
[23] Xin Chen, Ju Yang and Long- Xing shi: A fast-locking All-digital
Phase-Locked Loop via Feed- forward compensation technique, IEEE
Transactions on very large scale integration(VLSI) systems, vol.19, No.5,
May 2011,pp.857-868.
[24] Bo Jiang and Tian Xia: ADPLL Variables Determinations based on
phase-noise, spur and locking time, IEEE International SOC Conference,
September 2012, pp.39-44.
[25] Jiancheng Li, Tao Xu, Zhaowen Zhuang and Yongfeng Guan, High
performance All Digital Phase Locked Loop Mathematics Modelling and
Design, IEEE International Conference on Information and Automation,
June 2008, pp.1395-1399.