Professional Documents
Culture Documents
[Nov/Dec 2011]
[Nov/Dec 2007]
[May/June 2012]
[Nov/Dec 2011]
6. Draw the single stage self biased circuit using pnp transistor.
[Apr/May 2011]
[ Nov/Dec 2012]
[Apr/May
2011]
10. What is reverse saturation current?
[May/June 2012]
11. Why is capacitive coupling used to connect a signal source to an amplifier? [ Nov/Dec 2007]
12. Calculate the value of feedback resistor (Rs) required to self bias an N-channel JFET with
IDSS=40mA, VP = -10V and VGSQ = -5V.
[ Apr/May 2010]
13. What is DC load line? How is Q point plotted on the DC load line?
[Nov/Dec 2012]
14. For the circuit shown in the figure, determine the operating point with = 100.
[ Apr/May 2008]
Vcc=10V
IB
4 k ohm
1kohm
IC
PART B
1. Explain fixed biasing in BJT and FET. Explain the procedure for locating operating point on the
characteristic curves.
2. Explain the fixed bias method and derive an expression for the stability factor.
(8)
Vcc
RC
R1
R2
RE
.
4. Draw a voltage divider bias BJT network. Derive expressions for I CQ and VCEQ and describe the
method of drawing the dc load line on the output characteristics of transistor.
(16)
[ May/June 2012]
5. Explain the voltage divider bias method and derive an expression for the stability factor.
(8)
[ Apr/May 2010]
6. For the following circuit find the Q-point if VCC = 15V and = 100; VBE = 0.7V.
Vcc
(10)
[Nov/Dec 2009]
4.3 k
100 k
100 k
6.8 k
.
7. A silicon transistor with = 49 is used in self bias arrangement with VCC = 5V, RE = 1Kohms and
IE = 1mA. Find the values of R1 and R2 such that the stability factor does not exceed 5. (10)
[ Nov/Dec 2012]
8. In an N-channel JFET, biased by potential divider method, the operating point has to be at I DSS =
12mA. If VDD = 12V, R1 = 20K and R2 = 10K , RD =1.2K and VP= -4V. Find the values of
ID, VGS, VG, VDS and VS.
V c c = 1 5 V
2 0 0
o h m
k o h m
=5
0 oh
1 0 0
10. For the following circuit calculate VCE and IC, where = 100 for the silicon transistor.
.
[ May/June 2012]
11. Derive the expression of stability factor for collector feedback amplifier.(10)[ Apr/May 2011]
12. Explain the circuit that uses a diode to compensate the changes in VBE and in ICO.
(12)
[ Apr/May 2010]
13. Explain the operation of thermistor compensation.
16. With the help of neat diagram, explain the methods used in biasing the FET and MOSFET.
(16) [Nov/Dec
2011]
(ii) The pnp transistor in the following circuit has = 50. Find the values of RC to obtain
Vc = 5V. What happens if the transistor is replaced with another transistor = 100?
(14)
.
18. (i) Draw the circuit of a voltage divider bias circuit. Explain its operation and
discuss
how it stabilizes against VBE changes.
(8)
(ii) Derive the stability factor of the voltage divider bias circuit.Compare the
stability factor
of fixed bias and voltage divider bias circuits with hFE 100, Re = I
Kohm,
R1 = 33Kohm and R2 = 12 Kohms.
(8)[nov/dec
2013]
19. (i) Explain the circuit of gate bias for providing stabilization of JFET.
(8)
(ii) Sketch the bias circuit for enhancement MOSFETs and explain its
operation. (8)
[nov/dec2013]
20. For the Circuit in the Figure-1 , draw the AC load line and determine the
maximum output swing without distortion.
(8)
[may/june2013]
21. Discuss in detail about the various bias compensation techniques.
(8)
[may/june 2013]
22. Locate the operating point for the below figure ,Vcc=15v,hf=200 (8)
[nov/dec 2010]
23. Design a self bias circuit for JFET to be biased in pinch off region . Given Vdd=20,Vgb=4v,Idss=8mA.Draw the designed circuit.
(8)
(nov/dec 2010]
UNITII
BJT AMPLIFIERS
PART A
1. Define h-parameters
[May/June 2007]
2. Write the voltage gain equation for CE configuration including source resistance.
[May/June 2012]
3. What is AC load line? How is Q point plotted on the AC load line?
4. Why are common emitter amplifiers more popular?
[ Nov/Dec 2011]
[ Apr/May 2008]
6. Two identical amplifiers having 10 dB gain each are cascaded. Calculate the output, if the input
is of 1mV (p-p).
7. What is the coupling schemes used in multistage amplifiers?
[Apr/May 2011]
[ Apr/May 2010]
[Apr/May 2011]
[May/June 2012]
[ Nov/Dec 2012]
the
reason
for
the
improvement
of
CMMR
in
the
amplifier.
[may/june2013]
19. Draw darlington amplifier with bootstrap arrangement.[nov/dec 2010]
20. Why CB amplifier is preferred for high frequency signal when compared to CE
amplifier?[nov/dec 2010]
PART B
1. Derive the expression for
a) Current gain,
b) Voltage gain,
c) Input impedance and
d) Output admittance.
of a small signal transistor amplifier in terms of h parameters.
2. Explain the voltage swing limitations for a common emitter amplifier configuration.
3. A CC amplifier is fed with the voltage source Vs of internal resistance R s = 800. The load
resistance RL = 1600. The CE hybrid parameters are hie = 1000; hre = 2.2 x 10-4;
hfe = 55;
hoe = 23 A/V. Compute voltage gain, current gain, input resistance, output resistance using
approximate analysis.
4. Draw the small signal hybrid model of CE amplifier and derive the expression for its A I, AV, RI,
RO.
(8)
[ Nov/Dec 2011]
7. For the following circuit, find the voltage gain when the capacitance is connected across R E and
when capacitance is not connected across RE.
RB
RC
C
RL
RE
.
.
8. For the CC transistor amplifier circuit, find the expressions for input impedance and voltage
gain. Assume suitable model for the transistor.
9.
(i) Describe the method to increase the input resistance using Darlington connection.
(8)
(4)
10. Explain the operation of a Darlington emitter follower and also derive an expression for its
performance measures.
11. Explain the boot strapped Darlington emitter follower with circuit diagram. (8)
[ May/June 2012]
12. Explain the operation of emitter coupled differential amplifier.
14. Draw the circuit of a CE amplifier with coupling and bypass capacitors. With
the help
of its equivalent circuit, obtain the equation of the voltage gain, input and
output impedance. (16)[nov/dec2013]
15. Draw the circuit of a emitter coupled BJT differential amplifier and explain the
operation of the circuit. Explain how the differential amplifier with a
constant current stage
improves the CMRR.
(16)[nov/dec2013]
16. Compute the parameters of the circuit shown in Figure 2 with
= 100.
(10)
[may/june 2013]
17. Draw a differential amplifier and its AC equivalent circuit. Derive for Ac and
Ad.
UNITIII
JFET AND MOSFET AMPLIFIERS
PART A
1.
2.
3.
4.
What is an amplifier?
Write the expression for basic current equation in MOSFET.
Why FET is called as a voltage controlled device?
Draw the equivalent circuit of MOSFET.
5. State atleast two reasons why a hybrid parameter model is used in small signal analysis.
6. Sketch the simple common source amplifier circuit of MOSFET.
7. What are the basic circuit configurations used in MOSFET?
8. Sketch the simple common gate amplifier circuit of MOSFET.
9. Compare the characteristics of small signal and large signal amplifiers.
10. Compare the AC circuit characteristics of the CS, CG and CD.
11. State the general advantages of using JFET rather than BJT.
12. Draw the small signal equivalent circuit of JFET.
13. How does the body effect change the small signal equivalent circuit of MOSFET?
14. Write the applications of MOSFET.
15. Write the expression of small signal voltage gain and output resistance of the common gate
circuit.
16. What is the difference between MOSFET and PN junction FET?
17. Define amplifier rise time.[nov/dec 2013]
18. Define bandwidth of an amplifier.[nov/dec 2013]
PART-B
1. Draw the small signal hybrid model of common drain MOSFET amplifier and derive the
expression for Ai,Av,Ri,Rv.
2. Briefly explain about the small signal analysis of CS amplifier MOSFET?
3. With the neat sketch explain the principle of operation of cascode amplifier and also derive an
expression for its performance measures?
4. Write short notes on voltage swing limitations.
5. Briefly explain about the small signal analysis of JFET?
6. A dc analysis of the source-follower network of the following figure will result in VGSQ= -2.86
V and IDQ = - 4.56 mA.
(a) Determining gm.
(b) Find rd.
(c) Determine Zi.
(d) Calculate Zo with and without rd. Compare results.
(e) Determine Av with and without rd. Compare results.
UNITIV
FREQUENCY ANALYSIS OF BJT AND MOSFET AMPLIFIERS
PART A
1. Why are h parameters not used at high frequencies?
[May/June 2012]
2. Write the expressions for gain bandwidth product for voltage and current. [ Apr/May 2010]
3. How is the high frequency gain of an amplifier limited?
[May/June 2012]
6. What is the effect of coupling capacitors on the bandwidth of the amplifier.[Nov/Dec 2011]
[ Nov/Dec 2011]
8. What are the effects of emitter bypass capacitor on high frequency response?
[Nov/Dec 2012]
9. What is meant by gain-bandwidth product?
10. Calculate the amplification factor, of FET, if rd = 4K and gm = 4mA/V. [ Apr/May 2011]
11. Draw the high frequency model of MOSFET.
[ May/June 2012]
12. Two amplifiers having gain 20 dB and 40 dB are cascaded. Find the overall gain in dB.
[ Nov/Dec 2009]
13. Write the equation of overall upper and lower cut off frequencies of multistage amplifiers.
[ Apr/May 2008]
14. What is the bandwidth that can be obtained using BJT, if the rise time of a BJT is 40 ns?
.
PART B
1. Define alpha cutoff frequency.
2. Explain the significance of cut off frequencies and gain bandwidth product of amplifier.
(6)
[Nov/Dec 2011]
3. Explain the low frequency response and the high frequency response of an amplifier. (16)
[Apr/May 2010]
4. Draw the high frequency hybrid model for a transistor in the CE configuration and explain the
significance of each component.
5. Explain in detail with neat diagram frequency response of BJT amplifier. Discuss the
significance of cut off frequencies and band width of the amplifier.
6. Using hybrid model of a CE amplifier derive the expression for its short circuit gain.
(16)
[ May/June 2012]
7. The following circuit has R = 100K, Rin = 420K, Cgs = Cgd = 1PF, gm = 4mA/V,
Rt = 3.33K. Find the mid band gain and upper 3 dB frequency, fH . (16) [ Apr/May 2011]
Vin
Cgs
Rin
RL
gmVgs
.
8. Explain the operation of high frequency common source MOSFET amplifier with neat diagram.
Derive the expression for
(a) voltage gain
(b) input admittance
(c) input impedance
(d) output admittance
9. Draw the high frequency equivalent circuit of MOSFET amplifier and derive all the parameters
related to its frequency response.
10. Explain the high frequency equivalent circuit of MOSFET and hence derive gain bandwidth
product for any one configuration.
11. Derive the expression for frequency response of multistage amplifier. (10) [ Nov/Dec 2011]
12. Explain the frequency response of multistage amplifiers. Calculate the overall upper and lower
cut off frequencies.
13. How does Rise and Sag time related to cut-off frequencies? Justify.
14. Explain the terms rise time and sag.
UNITV
IC MOSFET AMPLIFIERS
PART A
1. What are the three basic configurations of IC MOSFET amplifiers?
2. Describe the characteristics of CMOS CS amplifier.
3. How current sources are used to bias IC amplifiers.
4. What is IC biasing Current steering circuit using MOSFET?
5. What is the small signal behavior of an enhancement load?
6. Give the advantages of CMOS IC.
7. How does this enhancement load resemble a resistor?
8. What is the small signal behavior of an enhancement load?
PART B
1. Explain the working principle of a simple MOSFET differential amplifier with an active load.
2. Derive the expression of the differential-mode voltage gain, common mode voltage gain and
CMRR for a MOSFET differential amplifier.
3. Explain the working principle of a CMOS differential amplifier.
4. Explain the design of a PMOS and NMOS current sources to provide a specified bias current and
output resistance.
5. Explain in detail the MOSFET amplifiers with enhancement load and depletion load.