You are on page 1of 14

II.

Objective

GENERAL OBJECTIVE

The main objective of this Project design is to make use of a seven segment LED display to create
decimal digit displays. The decimal digits that should be displayed are numbers from 00-15 using
two seven segment display.

SUB-OBJECTIVE:

The students should also be familiar and apply logic gates that has been tackled throughout the
semester.

III. SCOPE AND LIMITATIONS

The general purpose of this Project design is to apply logic gates and be able to design a circuit
that will display 00-15 digital numbers.
The concepts to be applied for the design project has been tackled throughout the semester (Ex.
Logic gates, IC Datasheet, K-Mapping, Decoder/Encoder & etc.)
The location of this study is The Technological Institute of the Philippines and the period of the
Project design is at most, 2 months.

IV. HARDWARE COMPONENTS

HARDWARE COMPONENTS PICTURE

NAME OF
COMPONENTS

QTY.

7408
(And gate)

7432
(OR gate)

7493
(counter)

7448
(decoder)

555
(timer)

7-segment display
(common cathode)

10 kohm
watts

330 ohm
watts

10

47 microFarad
(electrolytic capacitor)

Bread board

Connecting wires

12v variable power


supply
(adjusted to 5 v)

V. IPO

Input

Process

Output

Combinational Circuit

Circuitry Assembly

Circuit Designs consisting


of AND, OR, DECODER,
TIMER, and COUNTER

Prototyping Board,
Resistors, Integrated
Circuits(IC), Connecting
Wires, Battery or AC
voltage source

Simulation
Experimentation

0-15 Displayed numbers


,Formulation of
Conclusion

This table illustrates the different requirements needed to accomplish the


desired design experiment. The first entry in input is the intangible things, our
knowledge in logic circuit. The second are the hardware components needed. All the
inputs must be prepared ahead before starting any process to guarantee the best
results from the output. These processes are made up of different engineering
approach and scientific methods that are needed to achieve the desired results.

VI. FLOW CHART

START

Initialize
IsHas
Output
the
Finish
timer
the
the
555
display
counter
timerto
reset?
seven
overflow
or
N
oNo

Yes
Yes

Reset
Increment
the
counter
the
To counter
zero

VII. ILLUSTRATIVE DIAGRAM

X. APPENDICES
A. DATA SHEET

7408
(and gate)
2 input
1 output
5 volts (Vcc)

7432
(OR gate)
2 input
1 output
5 volts (Vcc)

7493
(counter)
5 volts (Vcc)
Clock frequency
A
B
Pulse width
A
B
reset

7448
(decoder)
5 volts (Vcc)

7 segment display
(common cathode)
5 volts (Vcc)
8 and 3 pin
(common)

555 timer
Pin
No
1
2
3
4
5
6
7
8

Function

Name

Ground (0V)
Voltage below 1/3 Vcc to trigger the pulse
Pulsating output
Active low; interrupts the timing interval at Output
Provides access to the internal voltage divider; default 2/3 Vcc
The pulse ends when the voltage is greater than Control
Open collector output; to discharge the capacitor
Supply voltage; 5V (4.5V - 16 V)

Ground
Trigger
Output
Reset
Control Voltage
Threshold
Discharge
Vcc

B. COMPUTATIONS

C. PROJECT COST

MATERIALS COST
QTY.
2
3
2
2
8m
2
10
2

COMPONENT
7448
7493
7408
7432
Connecting wire(blue, yellow, black, red)
10k ohm resistor
330 ohm resistor
Bread board

PRICE
P 90.00
P 120.00
P 48.00
P 70.00
P 80.00
P 4.00
P 10.00
P 320.00

Seven segment display

P 50.00

TRAVEL COST
TRANSPORTATION
LRT
Jeepney
Day 1

DESTINATION
Anonas - Recto
TIP - Cubao

P 25.00 / Journey = P 50.00 (LRT) Mark Christian V. Opog


P 25.00 / Journey = P 50.00 (LRT) - Romie John T. Morga

Day 2
P 6.00 / Journey = P 12.00 (Jeepney) Romie John T. Morga

TOTAL PROJECT COST = P 904.00 (Including travel cost)

COST
P 25.00 / person (single journey)
P 6.00 / person (single journey)

You might also like