Professional Documents
Culture Documents
number of data transfers it performs per clock cycle. For example, a 32-bit (4-byte) wide
FSB operating at a frequency of 100 MHz that performs 4 transfers per cycle has a
bandwidth of 1600 megabytes per second (MB/s).
The number of transfers per clock cycle is dependent on the technology used. For
example, GTL+ performs 1 transfer/cycle, EV6 2 transfers/cycle, and AGTL+ 4
transfers/cycle. Intel calls the technique of four transfers per cycle Quad Pumping.
Many manufacturers today publish the speed of the FSB in megatransfers per second
(MT/s), not the FSB clock frequency in megahertz (MHz). This is because the actual
speed is determined by how many transfers can be performed each clock cycle as well as
by the clock frequency. For example, if a motherboard (or processor) has a FSB clocked
at 200 MHz and performs 4 transfers per clock cycle, the FSB is rated at 800 MT/s.
Contents
[hide]
Forum in Beijing, Intel had very closely guarded who had access to the FSB, only
allowing Intel processors in the CPU socket. This is now changing, the first example
being FPGA co-processors, a result of collaboration between Intel-Xilinx-Nallatech [3]
and Intel-Altera-XtremeData [4] [5].
[edit] Memory
See also: Memory divider
Setting a FSB speed is related directly to the speed grade of memory a system must use.
The memory bus connects the northbridge and RAM, just as the front side bus connects
the CPU and northbridge. Often, these two buses must operate at the same frequency.
Increasing the front-side bus to 450 MHz in most cases also means running the memory
at 450 MHz.
In newer systems, it is possible to see memory ratios of "4:5" and the like. The memory
will run 5/4 times as fast as the FSB in this situation, meaning a 400 MHz bus can run
with the memory at 500 MHz. This is often referred to as an 'asynchronous' system. It is
important to realize that due to differences in CPU and system architecture, overall
system performance can vary in unexpected ways with different FSB-to-memory ratios.
In image, audio, video, gaming and scientific applications that perform a small amount of
work on each element of a large data set, FSB speed becomes a major performance issue.
A slow FSB will cause the CPU to spend significant amounts of time waiting for data to
arrive from system memory. However, if the computations involving each element are
more complex the processor will spend longer performing these and the FSB will be able
to keep pace, because the rate at which memory is accessed is reduced.
PCI Express peripheral buses often receive their own clock signals, which eliminates
their dependence on the front side bus for timing.
[edit] Overclocking
Main article: Overclocking
Overclocking is the practice of making computer components operate beyond their stock
performance levels.
Many motherboards allow the user to manually set the clock multiplier and FSB settings
by changing jumpers or BIOS settings. Many CPU manufacturers now "lock" a preset
multiplier setting into the chip. It is possible to unlock some locked CPUs; for instance,
some Athlons can be unlocked by connecting electrical contacts across points on the
CPU's surface. For all processors, increasing the FSB speed can be done to boost
processing speed.
This practice pushes components beyond their specifications and may cause erratic
behaviour, overheating or premature failure. Even if the computer appears to run
normally, problems may appear under heavy load. For example, during Windows Setup,
you may receive a file copy error or experience other problems [6]. Most PCs purchased
from retailers or manufacturers, such as Hewlett-Packard or Dell, do not allow the user to
change the multiplier or Front Side Bus settings due to the probability of erratic behavior
or failure. Motherboards purchased separately to build a custom machine are more likely
to allow the user to edit the multiplier and FSB settings in the PC's BIOS.
[edit] Cons
The front side bus as it is traditionally known may be disappearing. Originally, this bus
was a central connecting point for all system devices and the CPU. In recent years this
has been breaking down with increasing use of individual point-to-point buses. The front
side bus has recently been criticized by AMD as being an old and slow technology that
bottlenecks today's computer systems. While a faster CPU can execute individual
instructions faster, this is wasted if it can't fetch instructions and data as fast as it can
execute them; when this happens, the CPU must wait for one or more clock cycles until
the memory returns its value. Furthermore, a fast CPU can be delayed when it must
access other devices attached to the FSB. Thus, a slow FSB can become a bottleneck that
slows down a fast CPU.
Northbridge (computing)
From Wikipedia, the free encyclopedia
Jump to: navigation, search
This article needs additional citations for verification.
Please help improve this article by adding reliable references. Unsourced material may be
challenged and removed. (January 2008)
Contents
[hide]
1 Overview
2 Etymology
3 Importance
4 Recent developments
5 Northbridge and overclocking
6 References
[edit] Overview
The northbridge typically handles communications among the CPU, RAM, AGP or PCI
Express, and the southbridge.[1][2] Some northbridges also contain integrated video
controllers, which are also known as a Graphics and Memory Controller Hub (GMCH) in
Intel systems. Because different processors and RAM require different signalling, a
northbridge will typically work with only one or two classes of CPUs and generally only
one type of RAM. There are a few chipsets that support two types of RAM (generally
these are available when there is a shift to a new standard). For example, the northbridge
from the NVIDIA nForce2 chipset will only work with Socket A processors combined
with DDR SDRAM, the Intel i875 chipset will only work with systems using Pentium 4
processors or Celeron processors that have a clock speed greater than 1.3 GHz and utilize
DDR SDRAM, and the Intel i915g chipset only works with the Intel Pentium 4 and the
Celeron, but it can use DDR or DDR2 memory.
[edit] Etymology
The name is derived from drawing the architecture in the fashion of a map. The CPU
would be at the top of the map at due north. The CPU would be connected to the chipset
via a fast bridge (the northbridge) located north of other system devices as drawn. The
northbridge would then be connected to the rest of the chipset via a slow bridge (the
southbridge) located south of other system devices as drawn.
[edit] Importance
today's machines, this chip is becoming increasingly hotter as computers become faster
and thus also requires an increased level of cooling.
[edit] References