Professional Documents
Culture Documents
I.
INTRODUCTION
II.
RELATED WORK
512
Fig. 1. 4x4 mesh based topology and the Transpose traffic pattern
TABLE I.
PERFORMANCE EVALUATION
513
SIMULATION PARAMETERS
Parameter
Value
Simulation duration
4s
Number of nanonodes
from 4 to 900
Artery size
10-3x10-3x0.5m3
Pulse energy
100 pJ
Pulse duration
100 fs
10 ps
Transmission Range
0.0065
Routing protocol
XY routing, flooding
TTL
nanonodes
Packet size
128 bytes
0.2 s
IV.
SIMULATION RESULTS
V.
ACKNOWLEDGMENT
This work is supported by the EU EACEA Erasmus
Mundus TARGET II project (2012-2015).
514
REFERENCES
[1] L. Benini and G. Micheli, "Networks on chips: A new soc
paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78,
2002.
[2] R. Marculescu, J. Hu and U. Ogras, "Key research
problems in NoC design: a holistic perspective," in
Hardware/Software Codesign and System Synthesis,
2005. CODES+ISSS '05. Third IEEE/ACM/IFIP
International Conference, 2005.
[3] P. Pande, C. Grecu, M. Jones, A. Ivanov and R. Saleh,
"Performance evaluation and design trade-offs for
network-on-chip interconnect architectures," Computers,
IEEE Transactions, vol. 54, no. 8, pp. 1025 - 1040, 2005.
[4] S. Suboh, M. Bakhouya, S. Lopez-Buedo and T. ElGhazawi, "Simulation-based approach for evaluating onchip interconnect architectures," in SPL Proc, 2008.
[5] A. Chariete, M. Bakhouya, J. Gaber and M. Wack,
"FracNoC: a Fractal On-Chip Interconnect Architecture
for System-on-Chip," in HPCS, Finland, 2013.
[6] S. Suboh, M. Bakhouya, J. Gaber and T. El-Ghazawi,
"An Interconnection Architecture for Network-on-Chip
Systems," Telecomm. Syst (Springer), vol. 37, no. 1-3, pp.
137-144, 2008.
[7] L. Guang, E. Nigussie, P. Rantala, J. Isoaho and H.
Tenhunen, "Hierarchical agent monitoring design
approach towards self-aware parallel systems-on-chip,"
ACM Transactions on Embedded Computing Systems
(TECS), vol. 9, no. 3, 2010.
[8] S. F. Brett and P. P. Pande, "Networks-On-Chip in a
Three Dimensional Environment: A Performance
Evaluation," IEEE Transactions on Computers (TC), vol.
58, no. 1, pp. 32-45, 2009.
[9] A. Shacham, K. Bergman and C. L. P., "Photonic
Network-on-Chip for Future Generations of Chip MultiProcessors," IEEE Transactions on Computers, vol. 57,
no. 9, pp. 1246-1260, 2008.
[10] M. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E.
Socher and S.-W. Tam, "CMP network-on-chip overlaid
with multi-band RF-interconnect," High Performance
Computer Architecture. IEEE 14th International
Symposium, pp. 191 - 202, 2008.
[11] Y. P. Zhang, M. Z. Chen and M. Sun, "Propagation
Mechanisms of Radio Waves Over Intra-Chip Channels
With
Integrated
Antennas:
Frequency-Domain
Measurements and Time-Domain Analysis," IEEE
Transactions on Antennas and Propagation, vol. 55, no.
10, 2007.
[12] C. Wang, W.-H. Hu and N. Bagherzadeh, "A Wireless
Network-on-Chip Design for Multicore Platforms," in
International Euromicro Conference on Parallel,
Distributed and Network-Based Processing (PDP), 2011.
[13] I. F. Akyildiz, F. Brunetti and C. Blzquez,
"Nanonetworks: A new communication paradigm,"
[14]
[15]
[16]
[17]
[18]
[19]
[20]
[21]
[22]
[23]
[24]
[25]
515