Professional Documents
Culture Documents
A HISTORICAL BACKGROUND:
The idea of computing system is not new-it has been around long before modern electrical and
electronic devices were developed. Babylonians invented the calculating device Abacus, the first
mechanical calculator. The Abacus, which used strings of beads to perform calculations .It was used
extensively and is still in use today. It was not improved until 1642. The mathematician Blaise Pascal
invented a calculator in 1642 that was constructed of gears and wheels.
The motor driven adding machines were came after the advent of electric motors in
1800s.These are all based on the mechanical calculator developed by Pascal.
In the early 1870s, Bomar introduced the first small hand held electronic calculator. In 1889,
Herman Hollerith developed the punched card for storing data. In 1896, Hellerith formed a company
called the Tabulating Machine Company, which developed a line of machines that was used punched
cards for tabulation. After a number of mergers, the Tabulating Machine Company was formed into
International Business machines Corporation, now it is referred more commonly as IBM. The
punched cards used in computer systems are often called Hollerith cards.
The first Electronic calculating machine was invented by Konrad Zuse (German) in 1941. It has
recently been discovered that the first electronic computer was placed into operation in 1943.This first
electronic computing system, which used Vacuum tubes, was invented by Alan Turing .It was a fixed
program computer system, today which is often called a special- purpose computer.
The first general purpose programmable electronic computer system was developed in 1946 at
the University of Pennsylvania. The first modern computer was called the ENIAC (Electronics
Numerical Integrator and Calculator).The ENIAC was a huge machine, containing over 17,000 vacuum
tubes and over 500 miles of wires. This machine weighted over 30 tons, yet performed only about 1,
00,000 operations per second. Another problem with the ENIAC was the life of the vacuum tube
components, which required frequent maintenance.
After development of Transistors in 1948 at Bell Labs and invention of the Integrated Circuits in
1958 by Jack Kilby of Texas Instruments, the Intel Corporation introduced the first Microprocessor
4004 in 1971.The device that started the Microprocessor revolution that continues today at an everaccelerating pace.
INTRODUCTION TO MICROPROCESSORS:
A simple block diagram for microcomputer is shown in fig.1.The major parts are the CPU,
memory, and input and output circuitry or I/O. Three sets of parallel lines are used to connect these parts
are called buses. The buses are the address bus, the data bus, and the control bus.
Memory: It is a medium that stores binary information. The memory section usually consists of a mixture
of RAM and ROM. It may also have magnetic floppy disks, magnetic hard disks, or optical disks.
Memory has two purposes .The first purpose is to store the binary code for the sequences instructions you
want the computer to carry out. The second purpose of the memory is to store the binary coded data with
which the computer is going to be working.
Input: It is a device that allows the computer to take in data from the outside world.
Output: It is a device that allows the computer to send date to the outside world.
Peripherals such as keyboards, video display terminals, printers, and modems are connected to
the I/O section. These allow the user and the computer to communicate with each other. The actual
physical devices used to interface the computer buses to external systems are often called Ports. An input
port allows data from keyboard, an A/D converter, or some other source to be read into the computer
under control of the CPU. An output port is used to send data from the computer to some peripheral,
such as video display terminal printer, or a D/A converter.
CPU: The Central Processing Unit or CPU controls the operation of the computer. In a microcomputer
the CPU is a microprocessor. The CPU or Microprocessor fetches binary ceded instructions from the
memory, decodes the instructions into a series of simple actions, and carries out these actions in sequence
of steps.
Address bus: The address bus consists of 16, 20, 24, or 32 parallel signal lines. These address lines are
used to send a address of the memory location or a device address from the microprocessor unit to the
memory or the peripheral. The address bus always unidirectional. Address always goes out of the
microprocessor. The number of memory locations that the microprocessor can address is determined by
the number of address lines. If the microprocessor has N address lines, then it can directly address 2 N
memory locations. For ex: a microprocessor with 16 address lines can address 2 16 or 65,536 memory
locations.
Data bus: The data bus consists of 8,16,or 32parallel lines .A group of lines used to transfer a data
between the microprocessor and peripherals(or memory).The data bus is always bi-directional.
Control bus: The control bus consists of 4 to 10 parallel signal lines. The microprocessor sends out
signals on the control bus to enable the outputs of addressed memory devices or port devices. Typical
control bus signals are Memory Read, Memory Write, I/O Read, and I/O Write.
Firmware: The programs stored in ROMs or in other devices which permanently keep their stored
information are referred as Firmware.
In general the width of the data bus is equal to the bit capacity of the microprocessor.
In general the internal architecture of the microprocessor depends on the bit capacity of the
microprocessor.
ASCII: American Standard Code for Information Interchange. This is 7-bit alphanumeric code with 128
combinations.
In 1986, Intel released 80386 microprocessor keeping in mind faster microprocessor speeds,
more memory size and wider data paths. It is 32-bit microprocessor. So, it contained 32-bit data bus. The
memory size is 4GB (32-bit address bus).
Some of the advanced processors developed by Intel Corporation are 80486, Pentium, PentiumII,
PentiumII Xeaon, Pentium III, Pentium-4, etc.
The future of microprocessors: No one can really make accurate predictions, but the success of the Intel
family should continue for quite a few years. What may occur is a change to RISC Technology, but more
likely a change to a new technology being developed jointly by Intel and Hewlett Packard will occur.
8085 Microprocessor
The salient features of 8085 p are:
It is a 8 bit microprocessor.
It is manufactured with N-MOS technology.
It has 16-bit address bus and hence can address up to 216 = 65536 bytes (64KB) memory
locations through A0-A15.
The first 8 lines of address bus and 8 lines of data bus are multiplexed AD 0 AD7
Data bus is a group of 8 lines D0 D7.
It supports external interrupt request.
A 16 bit program counter (PC)
A 16 bit stack pointer (SP)
Six 8-bit general purpose register arranged in pairs: BC, DE, HL.
It requires a signal +5V power supply and operates at 3.2 MHZ single phase clock
It is enclosed with 40 pins DIP (Dual in line package).
8085 Architecture
The 8085 is a conventional von Neumann design based on the Intel 8080. Unlike the
8080 it does not multiplex state signals onto the data bus, but the 8-bit data bus is instead
multiplexed with the lower part of the 16-bit address bus to limit the number of pins to 40. Pin
No. 40 is used for the power supply (+5 V) and pin No. 20 for ground. Pin No. 39 is used as the
hold pin. Pins No. 15 to No. 8 are generally used for address buses. The processor was designed
using nMOS circuitry and the later "H" versions were implemented in Intel's enhanced nMOS
process called HMOS, originally developed for fast static RAM products. Only a 5 volt supply is
needed, like competing processors and unlike the 8080. The 8085 uses approximately
6,500 transistors.[2]
The 8085 incorporates the functions of the 8224 (clock generator) and the 8228 (system
controller), increasing the level of integration. A downside compared to similar contemporary
designs (such as the Z80) is the fact that the buses required demultiplexing; however, address
latches in the Intel 8155, 8355, and 8755 memory chips allowed a direct interface, so an 8085
along with these chips is almost a complete system.
The 8085 has extensions to support new interrupts, with three maskable vectored interrupts (RST
7.5, RST 6.5 and RST 5.5), one non-maskable interrupt (TRAP), and one externally serviced
interrupt (INTR). The RST n.5 interrupts refer to actual pins on the processor, a feature which
permitted simple systems to avoid the cost of a separate interrupt controller. Interrupts are
enabled by the EI instruction and disabled by the DI instruction.
Like the 8080, the 8085 can accommodate slower memories through externally generated wait
states (pin 35, READY), and has provisions for Direct Memory Access (DMA) using HOLD and
HLDA signals (pins 39 and 38). An improvement over the 8080 is that the 8085 can itself drive
a piezoelectric crystal directly connected to it, and a built in clock generator generates the
internal high amplitude two-phase clock signals at half the crystal frequency (a 6.14 MHz crystal
would yield a 3.07 MHz clock, for instance).
Control transfer - conditional, unconditional, call subroutine, return from subroutine and
restarts.
Input/Output instructions.
Opcode
Operand
Load accumulator
LDA
16-bit address
Description
This instruction copies the contents of the source
register into the destination register; the contents of
the source register are not altered. If one of the operands is a
memory location, its location is specified by the contents of
the HL registers.
Example: MOV B, C or MOV B, M
The 8-bit data is stored in the destination register or
memory. If the operand is a memory location, its location is
specified by the contents of the HL registers.
Example: MVI B, 57H or MVI M, 57H
The contents of a memory location, specified by a
ARITHMETIC INSTRUCTIONS
Opcode
Operand
Description
The contents of the designated register pair are incremented by 1 and the result is stored in the same
place.
Example: INX H
BRANCHING INSTRUCTIONS
Opcode
Operand
Description
Jump unconditionally
JMP
16-bit address
Jump conditionally
Operand: 16-bit address
The program sequence is transferred to the memory location specified by the 16-bit address given in the operand
based on the specified flag of the PSW as described below.
Description
Jump on Carry
Jump on no Carry
Jump on positive
Jump on minus
Jump on zero
Jump on no zero
Jump on parity even
Jump on parity odd
Flag Status
CY = 1
CY = 0
S=0
S=1
Z=1
Z=0
P=1
P=0
Maximum mode: More than one processor (multiprocessor) is used in the system, the 8086 is
used in the maximum mode of operation.
An interesting feature of the 8086 is that it fetches up to 6 instruction bytes from memory and
queue stores them in order to speed up instruction execution.
It requires +5V single power supply.
Architecture:
Before we can talk about how to write programs for the 8086, we need to discuss its specific
internal features, such as its ALU, Flags, Registers, instruction byte queue, and segment registers. The
internal architecture of 8086 microprocessor is shown in figure below.
1. Bus Interfacing Unit: The bus interfacing unit in 8086 provides the interface to the outside world.
This unit is responsible for performing all external bus operations like fetches instructions from memory,
reads data from ports and memory, and writes data to ports and memory.
The queue: To speed up program execution, the BIU fetches six instruction bytes ahead of time
from the memory. The BIU stores these perfected bytes in a first-in-first-out register set called a queue.
When the EU is ready for its next instruction, it simply reads the instruction byte for the instruction from
the queue in the BIU. This is much faster than sending out an address to the system memory and waiting
for memory to send back the next instruction byte or bytes. The process is analogous to the way a
bricklayers assistant fetches bricks ahead of time and keeps a queue of bricks lined up so that the brick
layer can just reach out and grab a brick when necessary. Except in the cases of JMP and CALL
instructions, where the queue must be damped and then reloaded starting from a new address. So, the
queue operates on the principle first in first out (FIFO).So that the execution unit gets the instructions for
execution in the order they are fetched. This prefetch-and-queue scheme greatly speeds up processing.
Fetches the next instruction while the current instruction executes is called pipelining.
2. Execution Unit: The EU of 8086 tells the BIU from where to fetch instructions or data, decodes
instructions and executes instructions. As shown in figure, the EU contains: control unit, decoder, ALU
and a registers.
Control unit: This directs internal operations.
Decoder: A decoder in the EU translates instructions fetched from memory into a series of actions which
the EU carries out.
ALU: The EU has a 16-bit arithmetic logic unit which can add, subtract, AND, OR, XOR, increment,
decrement, complement and shift binary numbers.
MEMORY SEGMENTATION:
Two types of memory organizations are commonly used. These are linear addressing and
segmented addressing. In linear addressing the entire memory space is available to the processor
in one linear array. Where as in the segmented addressing the available memory space is divide
into chunks called segments. Such a memory is known as segmented memory. The memory in
an 8086 based system is organized as segmented memory. In this scheme, the complete physically
available 1MB memory may be divided into a number of logical segments. Each segment is
64KB in size and is addressed by one of the segment registers. However, at any given time the
8086 works with only four 64KB segments within this 1,048,576-byte (1MB) range. Four
segment registers in the BIU are used to hold the upper 16-bits of the starting addresses of four
memory segments that the 8086 is working with at a particular time.
Figure shows how these four segments might be positioned in memory at a given time. The four
segments can be separated as shown, or for small programs which do not need all 64 K bytes ion
each segment, they can overlap.
Intel designed the 8086 family devices to access memory using the segment: offset
approach rather than accessing memory directly with 20-bit addresses, because the segment :offset
scheme requires only a 16-bit number to represent the base address for a segment, and only a 16bit offset to access any location in a segment. This makes for an easier interface with 8-bit and 16bit wide memory boards and with the 16-bit registers in the 8086.
The second reason for segmentation is to provide the timesharing system. In a timesharing
system, several users share a processor (CPU). The CPU works on one users program for
perhaps 20ms, then works on the next users program for 20ms.After working 20ms for each of
the other users, the CPU comes back to the first users program again. Each time the CPU
switches from one users program to the next, it can access a new section of code and new section
of data. Segmentation makes this switching quite easy. Each users program can be assigned a
separate set of logical segments for its code and data. So, segmentation makes it easy to keep
users program and data separate from one another, and segmentation makes it easy to switch
from one users program to another users program
Fig. One way four 64-Kbyte segments might be positioned within the 1-Mbyte address
Space of and 8086
Rules for memory segmentation:
The four segments can overlap for small programs. In a minimum system all the four segments
can start at the address 00000H.
The segment can start at any memory address which is divisible by 16.
Advantages:
It allows the memory addressing capacity to be 1 MB even though the address associated with
individual instruction is only 16-bit.
It allows instruction code, data, stack, and portion of program to be more than 64 KB long by
using more than one code, data, stack and extra segment.
It provides use of separate memory areas for program, data and stack.
REGISTER ORGANIZATION OF 8086 MICROPROCESSOR:
The 8086 processor has a powerful set of registers. It includes general purpose registers, segment
registers, pointers and index registers, and flag register. The figure below shows the register organization
of 8086 processor.
Segment Registers:
The 8086 BIU sends out 20-bit physical addresses, so it can address any of 2 20 or 1,048,576 bytes
in memory. However at any given time the 8086 works with only four 64Kbytes (65,536) segments
within this 1Mbytes (1,048,576 byte) range. Four segment registers in the BIU are used to hold the upper
16 bits of the starting addresses of four memory segments that the 8086 is working with at a particular
time. The four segment registers are the code segment (CS) register, the stack segment (SS) register,
the extra segment (ES) register, and the data segment (DS) register. So, the segment register is used to
hold the upper 16 bits of the starting address for each of the segments.
For example, the code segment register holds the upper 16 bits of the starting address for the
segment from which the BIU is currently fetching instruction code bytes. The BIU always inserts zeros
for the lowest 4 bits (nibble) of the 20-bit starting address for a segment. For example, if the code
segment register contains 348AH, then the code segment will start at address 348A0H. In other words, a
64Kbyte segment can be located anywhere within the 1-Mbyte address space, but the segment will always
start at an address with zeros in the lowest 4 bits. The part of a segment starting address stored in a
segment register is often called the segment base.
A stack is a section of memory set aside to store addresses and data while a subprogram executes.
The stack segment register is used to hold the upper 16 bits of the starting address for the program stack.
The extra segment register and data segment register are used to hold the upper 16 bits of the
starting addresses of two memory segments that are used for data.
Pointer and Index registers:
The EU contains a 16-bit instruction pointer (IP) register, stack pointer register (SP) and base pointer
(BP) register. It also contains a 16-bit source index (SI) register and a 16-bit destination index (DI)
register. The main use of these pointers and index registers is to hold the 16-bit offset of a data word in
one of the segments. For example SI can be used to hold the offset of a data word in the data segment.
The physical address of the data in memory will be generated in this case by adding the contents of SI to
the segment base address represented by the 16-bit number in the DS register.
The three registers BP, SI, and DI can also be used for temporary storage of data just as the
general purpose registers described above.
Flag registers: A flag is a flip-flop which indicates some condition produced by the execution of an
instruction or controls certain operations of EU. The flag register contains nine active flags.
AX (Accumulator): The register AX is used to store the result produced by the ALU. So, it is called as
Accumulator.
BX (Base Register): The register BX is used as offset storage for generating physical addresses in case of
certain addressing modes.
CX (Counter Register): The register CX is used as default counter in case of string and loop
instructions.
DX (Data Register): The register DX is used as destination (store the result data) in case of
multiplication and division instructions.
8086 FLAG REGISTER AND FUNCTION OF 8086 FLAGS:
A flag is flip-flop that indicates some condition produced by the execution of an instruction or
controls certain operations of the EU. A 16-bit flag register in the EU contains nine active flags. The
figure shows the location of the nine flags in the flag register. Six of the nine flags are used to indicate
some condition produced by an instruction. The six conditional flags in this group are the carry flag (CF),
the parity flag (PF), the auxiliary carry flag (AF), the zero flag (ZF), the sign flag (SF), and the overflow
flag (OF). The names of these flags should give you hints as to what conditions affect them.Cetain 8086
instructions check these flags to determine which of two alternative actions should be done in executing
the instruction. The six conditional flags are set or reset by the EU on the basis of the results of some
arithmetic
or
logic
operation.
Carry flag: This flag is set when there is a carry out of MSB in case of addition or a borrow in case of
subtraction. For example, when two numbers are added, a carry may be generated out of the MSB
position. The carry flag, in this case will be set to 1 . In case no carry is generated it will be 0 .
Parity flag: This flag is set to 1 if the lower byte of the result contains even number of 1s, other wise it is
zero.
Auxiliary flag: This is set if there is a carry from the lowest nibble during addition or borrow for the
lowest nibble during subtraction.
Zero flag: This flag is set if the result of operation in ALU is zero and the flag resets if the result is
nonzero.
Sign flag: After execution of arithmetic or logical operations, if the MSB of the result is 1, the sign flag is
set. Sign flag equals the MSB of the result. Sign bit 1 indicates the result is negative.
Overflow flag: This flag is set if result is out of range. For addition this flag is set when there is a carry
into the MSB and no carry out of the MSB or vice-versa. For subtraction, it is set when the MSB needs a
borrow and there is no borrow from the MSB, or vice-versa.
The three remaining flags in the flag register are used to control certain operations of the
processor. These flags are different from the six conditional flags described above. The control flags are
the trap flag (TF), the interrupt flag (IF), the direction flag (DF). The descriptions of these flags are
explained as follows:
Trap flag: If this flag is set, the processor enters the single step execution mode. In other words, a trap
interrupt is generated after execution of each instruction. The processor executes the current instruction
and the control is transferred to the trap interrupt service routine.
Single stepping: One way to debug a program is to run the program one instruction at a time and
see the contents of used registers and memory variables after execution of every instruction. This process
is called single stepping through a program.
Interrupt flag: If this flag is set, the maskable interrupts are recognized by the processor ,otherwise they
are ignored.
Direction flag: This is used by string manipulation instructions. If this flag bit is 0, the string is
processed beginning from the lowest address to the highest address, i.e.autoincrementing mode.
Otherwise, the string is processed from the highest address towards the lowest address,
i.e.autodecrementing mode.
The Microprocessor 8086 is a 16-bit CPU available in different clock rates and packaged in a 40
pin CERDIP or plastic package. The 8086 operates in single processor or multiprocessor
configuration to achieve high performance. The pins serve a particular function in minimum
mode (single processor mode) and other function in maximum mode configuration
(multiprocessor mode).
The minimum mode is selected by applying logic 1 to the MN / MX input pin. This is a
single microprocessor configuration.
The maximum mode is selected by applying logic 0 to the MN /
MX
Signal description:
The 8086 signals can be categorized in three groups.
The first are the signal having common functions in minimum as well as maximum
mode.
The second are the signals which have special functions for minimum mode.
Third are the signals which have special functions for maximum mode.
The following signal descriptions are common for both modes:
Vcc: It requires +5V single power supply for the operation of the internal circuit.
GND: ground for the internal circuit.
AD15-AD0: These are the time multiplexed memory I/O address and data lines. These lines serve
two functions. The 16 data bus lines D0 through D15 are actually multiplexed with address lines
A0 through A15 respectively. By multiplexed we mean that the bus work as an address bus
during first machine cycle and as a data bus during next machine cycles. D15 is the MSB and D0
LSB. When acting as a data bus, they carry read/write data for memory, input/output data for I/O
devices, and interrupt type codes from an interrupt controller.
A19/S6, A18/S5, A17/S4, and A16/S3: These are the time multiplexed address and status lines.
During T1 these are the most significant address lines for memory operations. During I/O
operations, these lines are low. During memory or I/O operations, status information is available
on those lines for T2, T3, Tw and T4.
The status of the interrupt enable flag bit is updated at the beginning of each clock cycle. The
status is displayed on S5 pin.
The S4 and S3 combinedly indicate which segment register is presently being used for memory
accesses as in below fig.
The last status bit S6 is always at the logic 0 level.
The address bits are separated from the status bit using latches controlled by the ALE signal.
BHE
/S7: The bus high enable is used to indicate the transfer of data over the higher order
(D15-D8) data bus as shown in table. It goes low for the data transfer over D15-D8 and is used to
derive chip selects of odd address memory bank or peripherals. BHE is low during T1 for
read, write and interrupt acknowledge cycles, whenever a byte is to be transferred on higher byte
of data bus.
RD
(Read): This signal on low indicates the peripheral that the processor is performing s
memory or I/O read operation. RD is active low and shows the state for T2, T3, and Tw of any
read cycle. The signal remains tristated during the hold acknowledge.
READY: This is the acknowledgement from the slow device or memory that they have completed
the data transfer. This signal is provided by an external clock generator device and can be
supplied by the memory or I/O subsystem to signal the 8086 when they are ready to permit the
data transfer to be completed.
NMI-Non maskable interrupt: This is an edge triggered input which causes a type2 interrupt.
The NMI is not maskable internally by software. A transition from low to high initiates the
interrupt response at the end of the current instruction.
INTR: INTR is an input to the 8086 that can be used by an external device to signal that it needs
to be serviced. Logic 1 at INTR represents an active interrupt request. When an interrupt request
has been recognized by the 8086, it indicates this fact to external circuit with pulse to logic 0 at
MN/ MX : The logic level at this pin decides whether the processor is to operate in either
minimum or maximum mode.
The following pin functions are for the minimum mode operation of 8086:
M/ IO : This is a status line logically equivalent to S2 in maximum mode. The logic level of M/
IO
tells external circuitry whether a memory or I/O transfer is taking place over the bus.
When it is low, it indicates the processor is having an I/O operation, and when it is high, it indicates
that the processor is having a memory operation.
WR
: The signal write WR indicates that a write bus cycle is in progress. The 8086
switches WR to logic 0 to signal external device that valid write or output data are on the bus.
INTA
: (Interrupt Acknowledge)-This signal is used as a read strobe for interrupt
acknowledge cycles. i.e. when it goes low, the processor has accepted the interrupt.
ALE Address Latch Enable: This output signal indicates the availability of the valid address
on the address/data lines, and is connected to latch enable input of latches. This signal is active
high and is never tristated.
DT/ R
Data Transmit/Receive: This output is used to decide the direction of data flow
through the transreceivers (bidirectional buffers). When the processor sends out data, this signal
is high and when the processor is receiving data, this signal is low.
DEN
Data Enable: This signal indicates the availability of valid data over the address/data
lines. It is used to enable the transreceivers (bidirectional buffers) to separate the data from the
multiplexed address/data signal.
HOLD and HLDA: The direct memory access DMA interface of the 8086 minimum mode
consist of the HOLD and HLDA signals. When the HOLD line goes high, it indicates to the
processor that another master is requesting the bus access. The processor, after receiving the HOLD
request, issues the hold acknowledge signal on HLDA pin, in the middle of the next clock cycle after
completing the current bus cycle.
The following pin functions are applicable for maximum mode operation of 8086:
S2 , S1 , and S0 Status Lines: These are the status lines which reflect the type of
operation, being carried out by the processor.
LOCK: This output pin indicates that other system bus master will be prevented from gaining
the system bus, while the LOCK signal is low.
QS1, QS0 Queue Status: These lines give information about the status of the code-prefetch
queue. Two new signals that are produced by the 8086 in the maximum-mode system are queue
status outputs QS0 and QS1. Together they form a 2-bit queue status code, QS1QS0. Following
table shows the four different queue status.
RQ0/0GT, RQ1/GT1 Request/Grant: These pins are used by the other local bus master in
maximum mode, to force the processor to release the local bus at the end of the processor current
bus cycle. Each of the pin is bidirectional with RQ/GT0 having higher priority than RQ/GT1.