Professional Documents
Culture Documents
We have fabricated SnO2 /p-Si and SnO2 /p-PoSi heterojunction diodes by spray pyrol-
ysis method. To prepare porous Si substrates, the etching time was varied from 10 to 20
and 30 mins. In these samples, the SEM micrographs showed a distributed pore areas
surrounded by columnar walls with various height. The data analysis of the rectied
IV characteristic, using thermionic emission Schottky diode theory, showed that al-
though the barrier height is about 0.50.6 eV in all samples other two important diode
parameters, i.e. the ideality factor n and the series resistance rs , are strongly etching
time-dependant and are increased with increasing the etching time.
1. Introduction
Physical and optical properties of porous silicon (PS) have attracted much attention
in the past few years. The advantages of PS over its crystalline form include large
surface to volume ratio, quantum connement eects, ease of tuning bandgap for
ecient light emission, and high sensing capabilities. Therefore, porous silicon has
been widely used in various industries such as:
(i) Optoelectronics: as light emitting diode (LED) (ecient electroluminescence-
as its key property), waveguide (tunability of refractive index), eld emitter
(hot carrier emission) and optical memory (nonlinear properties).
(ii) Micro-optics: as FabryPerot lters (refractive index modulation), photonic
bandgap structures (regular macro-pore array) and all optical switching
(highly nonlinear properties).
Corresponding author.
1350051-1
March 11, 2013 15:11 WSPC/147-MPLB S0217984913500516 29
nology, since it oers the possibility of good control on the deposition parameters,
Mod. Phys. Lett. B 2013.27. Downloaded from www.worldscientific.com
2. Experimental Details
Pure SnO2 thin lms were deposited using spray pyrolysis method on Si(100)
monocrystal wafer with p-type conductivity and low resistivity of 0.01 cm. We
applied 0.1 M SnCl4 solution with ethanol as its solvent at substrate temperature
1350051-2
March 11, 2013 15:11 WSPC/147-MPLB S0217984913500516 39
A
SiO2 SnO2
PoSi
V
p-type Si
Al
by ROYAL INSTITUTE OF TECHNOLOGY on 02/05/15. For personal use only.
Mod. Phys. Lett. B 2013.27. Downloaded from www.worldscientific.com
of 400C and the spraying rate was kept at 50 ml/min by controlling the carrier gas
ow meter. The spraying time was 1 min that led to a 180 nm tin oxide thin lms
with (110) as the preferred orientation plan and minimum electrical resistivity of
5.31 103 cm.12 Prior to etching a 200 nm aluminum layer was evaporated on
the back of the Si wafer with an annealing process of 500 C for 30 min in N2 am-
bient atmosphere, achieving a low resistance back ohmic contact. Four Si samples
were prepared, one with a smooth face (sample S0) and the others (S10, S20 and
S30) with pore faces by the electrochemical etching method at constant current
density of 45 mA/cm2 for 10, 20 and 30 mins, respectively. The etching electrolyte
solution was a 1:1 volume ratio combination of hydrouoric acid (HF 40%) and
pure ethanol. Electrical and optical measurements were conducted to characterize
the device performance. The IV characteristics of these devices were measured
using HIOKI-3805-50 multimeter with an accuracy of 103 A and 1 mV, in
a simple device structure illustrated in Fig. 1. For Si surface micrographs we have
used the scanning electron microscope (SEM), JEOL:JXA-840 model.
1350051-3
March 11, 2013 15:11 WSPC/147-MPLB S0217984913500516 49
by ROYAL INSTITUTE OF TECHNOLOGY on 02/05/15. For personal use only.
Mod. Phys. Lett. B 2013.27. Downloaded from www.worldscientific.com
Fig. 2. The top and the cross-sectional views of the SEM micrographs of our p-PoSi samples
with dierent etching times, (a) 10, (b) 20 and (c) 30 mins, respectively.
Fig. 3. A schematic view of the variation in the diameter and the depth of a silicon pore by
increment in the etching time.
Figures 4(a) and 4(b) show the rectifying IV characteristic of the studied
samples between 12 to +12 V in linear and semi-logarithm diagrams, respectively.
As it is obvious compared with S0, in the etched samples the electric current has
considerably decreased, by a factor of 20. A theoretical modeling could help to
nd out the reason behind these treatments. It is well known that the forward IV
characteristic for such realistic diodes could be treated as a thermionic emission
Schottky diode that follows the equation:13,14
q(V I rs )
I = Is exp , (1)
nkT
where n is the ideality factor, rs the series resistance of the junction and Is the
1350051-4
March 11, 2013 15:11 WSPC/147-MPLB S0217984913500516 59
(a) (b)
0.20 0.04
S0 10-1
0.15 S10 0.03
S20 10-2
S30
Current (A)
Current (A)
Current (A)
0.10 0.02 10-3
10-4
0.05 0.01
10-5 S0
S10
0.00 0.00 10-6 S20
S30
10-7
-0.05 -0.01
-15 -10 -5 0 5 10 15 -10 -5 0 5 10
Fig. 4. (Color online) The IV characteristics of our SnO2 /p-Si and SnO2 /p-PoSi heterojunction
devices in (a) linear and (b) semi-log scale diagrams.
1350051-5
March 11, 2013 15:11 WSPC/147-MPLB S0217984913500516 69
10
S0
S10
8 S20
S30
dV / d ( ln I ) 6
4
by ROYAL INSTITUTE OF TECHNOLOGY on 02/05/15. For personal use only.
2
Mod. Phys. Lett. B 2013.27. Downloaded from www.worldscientific.com
0
0.00 0.01 0.02 0.03 0.04
I (Ampers)
Fig. 5. (Color online) The experimental dV /d(ln I) versus I plots for S0, S10, S20 and S30
samples.
n rs () rs () B0 (V) Ds (cm2 )
Sample ID using Eq. (3), Fig. 5 using Eq. (5), Fig. 6 using Eq. (6)
1350051-6
March 11, 2013 15:11 WSPC/147-MPLB S0217984913500516 79
20
S0
S10
S20
15
S30
H (Volts)
10
5
by ROYAL INSTITUTE OF TECHNOLOGY on 02/05/15. For personal use only.
Mod. Phys. Lett. B 2013.27. Downloaded from www.worldscientific.com
0
0.00 0.01 0.02 0.03 0.04
I (Ampers)
(iii) Although the surface porosity has considerably aected on n, rs and Ds values,
it has little eect on the Schottky barrier height (B0 ) of the samples, which
is about 0.55 0.05 eV.
1350051-7
March 11, 2013 15:11 WSPC/147-MPLB S0217984913500516 89
Junction n Ref.
12
4 1014
0
S0 S10 S20 S30
Sample ID
Fig. 7. The calculated variations for the density of localized states and the ideality factor in the
studied samples.
4. Conclusion
In this paper, we studied the eect of dierent anodizing etching times (10, 20
and 30 mins) on the IV characteristics of SnO2 /p-Si and SnO2 /p-PoSi diodes
fabricated by spray pyrolysis method. We found that all the prepared samples
show a rectifying characteristic. The forward bias data analysis, using thermionic
emission Schottky diode theory, indicated that compared with the smooth face Si
sample, in porous samples with increase in etching time although the barrier height
does not change very much, 0.50.6 eV, the ideality factor and the series resistance
of the junctions are increased by the factors of 2 to 3 and 1320, respectively. These
variations in the former parameter could be due to the increment in the density
of localized states as a result of higher eective surface area at the interface; and
for the latter one, not only the increment in the eective surface area but also the
thicker insulator native oxide layer and/or resistive Si columns are eective.
1350051-8
March 11, 2013 15:11 WSPC/147-MPLB S0217984913500516 99
References
1. L. T. Canham, A. G. Cullis, C. Pickering, O. D. Dosserm, T. I. Cox and T. P. Lynch,
Nature 368 (1994) 133135.
2. D. Fink and A. Kiv, Comput. Model. New Technol. 11 (2007) 5963.
3. S. Karadeniz, N. Tu glu and T. Serin, Appl. Surf. Sci. 233 (2004) 513.
gluo
4. Z. Quennoughi, Phys. Stat. Sol. A 160 (1997) 127132.
5. P. Cova, A. Singh and R. A. Masut, J. Appl. Phys. 82 (1997) 52175226.
6. P. Chattopadhyay, Solid State Electron. 37 (1994) 17591762.
7. P. Cova and A. Singh, Solid State Electron. 33 (1990) 1119.
8. J. B. Dubow, D. E. Burk and J. R. Sites, Appl. Phys. Lett. 29 (1976) 494496.
9. N. Tugluo
glu, S. Karadeniz and S . Altindal, Appl. Surf. Sci. 239 (2005) 481489.
by ROYAL INSTITUTE OF TECHNOLOGY on 02/05/15. For personal use only.
11. H. P. Maruska, F. Namavar and N. M. Kalkhoran, Appl. Phys. Lett. 61 (1992) 1338
1340.
12. A. Biaram and H. Eshghi, The 15th Optics and Photonics Conf., Iran (2009), pp. 937
940.
13. H. C. Card and E. H. Rhoderick, J. Phys. D 4 (1971) 15891611.
14. S. M. Sze, Physics of Semiconductor Devices, 2nd edn. (Wiley, New York, 1981).
15. S. K. Cheung and N. W. Cheung, Appl. Phys. Lett. 49 (1986) 8587.
16. A. Grove and D. Fitzgerald, Solid State Electron. 9 (1966) 783806.
17. H. Card and E. Rhoderick, J. Phys. D 4 (1971) 15891592.
18. H. M. Rosenberg, Solid State Commun. 14 (1974) 10111014.
19. J. Xu and A. J. Steckl, J. Vac. Sci. Technol. B 13 (1995) 12211224.
20. R. C. Anderson, R. S. Muller and C. W. Tobias, J. Electrochem. Soc. 138 (1991)
34063411.
21. H. P. Maruska, F. Namavar and N. M. Kalkhoran, Appl. Phys. Lett. 63 (1993) 4548.
1350051-9