You are on page 1of 41

POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

GALVANIC ISOLATED DC POWER SUPLIES

SWITCH MODE POWER SUPPLY


Characteristics:
1. Output Voltage Regulation (line and load regulation)
2. Galvanic isolation
3. Multiple outputs
Project objectives:
1. Reduction of dimensions and weight
2. Higher efficiency

LINEAR POWER SUPPLY vCE = vD -VO


+ +
AC MAINS vD VO
BASE ERROR
CONTROL AMPLIFIER
VO

50Hz - VOref - Load


Transformer
Diodes Capacitive
Rectifier Filter

Prof Beatriz Vieira Borges


IST-DEEC 2017
POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

Swich Mode Power Supply DC-DC Conversion


with isolation

High Frequency
Transformer

50 Hz Rectifier Regulated DC
EMI Filter rectifier+ output
AC +
filter
Filter
VO

DC -
unregulated DC Gate drive PWM Error
bus circuir Controller amplifier

Signal VO ref
Transformer
feedback

IST-DEEC 2007 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

SUPPLY WITH MULTIPLE OUTPUTS


VO1 ref

FEEDBACK

Rectifier
DC (unregulated) +
Filter
DC (regulated) VO1

Rectifier
+
Filter
DC (un regulated) VO2

Rectificer
+
Filter DC (unregulated) VO3

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

Isolated Supplies

unidirecional excitation of
Forward Converter (step-down) the transformer core 1
Flyback Converter (step-down & step-up) quadrant

Push-Pull Converter
bidirecional excitation of
Half Bridge Converter the transformer core 1st and
Fullbridge Converter 3rd quadrants.

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

HIGH FREQUENCY TRANSFORMADOR


i1 i2 C
Ferrite core A
+
A + Ll2
N1 Ll1
B C Lm v1 v2

N2 D - - D
B
N1: N2

Lm magnetizing inductance
Ll1 Leckage indutance primary winding
Ll2 - Leckage Leckage primary winding

The energy stored in the leackage inductances must be absorbed by the


semiconductor devices in series with them, therefore it should be minimized.
(meaning that the magnetic coupling of the transformer must be good).

In the other hand the magnetizing inductance must be high so that the
magntizing current is small.
Exceptions: Flyback and Resonant converters.

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

1.Flyback (derived from buck-boost)

D D
+ + + +
N1 N2 VO VO
- -
VI VI
S S

- -
N1 :N2 IO N1 :N2 iD IO
+ + - + + - +
+
Lm v1 v2 VO Lm v1 v2 D VO
- + +
VI im
- VI im -
-
iS
S
- -
Son Doff Soff Don
0< t < ton ton < t <TS
im=IO+(VI/Lm)t im=im(ton)-(Vo(N1/N2)/Lm)(t- ton)
f(t )= f(0) + (VI/N1)t f(t) = f(ton) - (Vo/N2) (t- ton)
f (ton) =f (0)+(VI/N1)ton f (T) =f (0)+(VI/N1)ton- (Vo/N2) (T- ton)

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

In Steady State the fluxes at the begining and ending of the period are equal:

f (T) = f (0) VO/VI=N2/N1 (D/(1-D))

v1= VI v1= -N1/N2 VO = -nVO


v2= N2/N1 VI= VI/n v2= -VO
vS= 0 vS= VI+ N1/N2 VO= VI +nVO

N1 N2 D iLm
iS iD
+ + - +
v1 v2 VO t
+ - vLm VI
VI -
+
S vS
- -
ton -nVO t
T

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

1.Forward (derived from buck)

iL
D1 S on, D1 on e D2 off S off, D1 off e D2 on
+
+ + vL - 0<t<ton ton<t<T
VO
D2
VI - N2
N1 :N2 vL VI VO v L VO
N1
-
VO N 2 D
vL 0 D
VI N1 n

iD1 iD2 iL

vL
t
VI -VO

ton -VO t
T
IST-DEEC 2017 Prof Beatriz Vieira Borges
POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

Forward with real transformer


- Important consider the magnetizing indutance
- It is necessary the inclusion of an auxiliary circuit in order to achieve
continuity of the energy stored in Lm when the switch turns off. (ex:
auxiliary winding and diode)
D1 iL i3 i2 D1 iL
+ N3 +
+ + vL - + + i1 + + vL -
N1 N2 VO VO
D2 v1 i vD
m Lm
- - N2 - D2 -
VI N3
VI i ideal
N1
S
D3
D3
-
-
i3 D1 iL
N3 i2
S on e D1 on + + + +
i1 + vL - VO
v1 vD
i Lm -
- m N2 -
0<t<ton VI N1 ideal
iS
D3
v1=VI
-

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

S off, D2 on e D3 on i3 iL
D1
i2
+ + N3 +
ton<t<(ton+tm) i1 + + vL -
v1 i VO
m
vD D2
Lm
- N1 N2 - -
i1=-im VI i ideal
S
N1i1+N3i3=N2i2 D3
-
i2=0 D1 off

i3=N1/N3im v1
VI tm A
v1=-N1/N3VI
ton t
(-N1/N3)VI T B
tm/T=N3/N1D iS toff
A=B
i1 im
tm/T<1-D

1-Dmax=N3/N1Dmax i1=-im t
iL iD1 iD2
Dmax=1/(1+N3/N1)

t
T

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

Other topologies of forward converters:


converter with two switches:
+ iL
D1
+
VI + vL - VO
D2
-
- - Device voltages are half of the value of the voltage in the switch
- in last example with only one switch.
- The magnetizing current flowes through the freewheeling diodes

converters in parallel:
- higher power
- equalization of current by using current
mode control
- redundance
+ - standardization
VI
- Increase of output frequency (if each
- converter operation is out of phase of the
other)

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

Push-Pull Converter
push-pull vD
iD1 iL
+ D1
N2 + + vL - + N2/N1VI
vD VO VO
N1 -
N2
-
VI
N1 ton D T
D2 iD2

T1 T2 iL iD1 IO

iD1=iD2=iL/2
T1 on D1 on T2 off D2 off T1 off D1 off T2 on D2 on
vD=0
vL=N2/N1VI - VO 0<t<ton vL= -VO ton<t<ton+ D
vSoff =2VI
VO N 2 D
D
VI N1 n

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

Push pull Converter


push-pull vD
iD1 iL
+ D1
N2 + + vL - + N2/N1VI iL
vD VO VO
N1 -
N2
-
VI ton D T
N1
D2 iD2 2VI iL
VDS1
T1 T2 VI IO
iS1
iS1=iD1/n
-
iS2

iD1=iD2=iL/2
T1 on D1 on T2 off D2 off T1 off D1 off T2 on D2 on
vD=0
vL=N2/N1VI - VO 0<t<ton vL= -VO ton<t<ton+ D
vSoff =2VI
VO N 2 D
D
VI N1 n

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

Half Bridge Converter


+ T1 vD
iD1 iL

VI /2 D1 + + vL -
+ N2/N1VI/2
VO VO
N2 vD
-
VI C1 -
N1 ton D T
D2
N2
T2
VI /2 iD2 iL iD1 IO
- C2

C1=C2

T1 on D1 on T2 off D2 off T1 off D1 off T2 on D2 on iD1=iD2=iL/2

vL=N2/N1VI /2- VO 0<t<ton vL= -VO ton<t<ton+ D vD=0

VO N2 D vSoff =VI
D
VI / 2 N1 n

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

Full Bridge Converter


+ T1 T3 vD
iD1 iL

D1 + + vL - +
vD VO N2/N1VI VO
VI N2 -
-
N1
N2 iD2 ton D T

T4 T2 D2 iL iD1
- IO

T1 on D1 on T2 off D2 off T1 off D1 off T2 on D2 on iD1=iD2=iL/2

vL=N2/N1VI - VO 0<t<ton vL= -VO ton<t<ton+ D vD=0

VO N 2 D vSoff =VI
D
VI N1 n

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

Comparison full bridge (FB) and half bridge (HB) converters ,


For the same values of input voltage and output power

The turn ratio of the HB is the double of the FB N2 N


2 2
N1 HB N1 FB

Negleting the ripple of the inductor current and considering iLm=0, the currents in the switches
of the HB are the double of the switches in the FB converter
I S HB 2I S FB VS HB VS FB
DC-DC Converters current supplied
iI Boost converter D>0,5
iD1
+ D1
N2 + +
vD VO
N1 -
N2
-
VI VO N 2 1
N1
D2 iD2
VI N1 21 D
T1 T2

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

QUESTION n1
Forward Converter

D1 I2
iP i1 iS
+ + + +
im + vL - v2
vP Lm v
D2
VI - -
N :1 -

vC +
S
-_
-

Consider the isolated forward converter presented in the figure:


Lm represents the transformer magnetizing indutance. V1=50V, N=5 and V2 can vary between 0 and 8 V.

1 The transformer must be designed in order to have an high or low value for Lm? Why?
2 Determine the conversion ratio Vo/VI.
3 What is the function of D3 in series with VC.
4 Considere Lm . Explain the operation of he circuit and trace the time diagram of the
magnetizing current.
5 Determine the minimum value of VC and the highest voltage value that the transistor must support.
6 Determine the energy absorbed by the circuit composed by diode D3 in series with the supply VC .
7 Indicate a more efficient circuit to execute the function of D3 in series with VC.

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

I2
Solution iP i1 iS D1
+
+ + im + + vL -
vP Lm v
v2
D2
VI - -
N :1 -
S
vC +
_
-
1. In this topology (and in most) the transformer shall be desined in order to have a
high Lm so that the magnetizing current be low. As the transformer is not supposed
to store any energy , so im shell be as low as possible. The magnetizing inductance
must therefore be high to minimize the stored energy in the transformer.
2. Considering the schmatic of the figure : For 0 <t<ton

S on, D1 on e D2 off e D3 off v P V1 i P i1 im


V
vS 1
n i2
V i1
vD 1 n
n
V
v L 1 V2
n
IST-DEEC 2017 Prof Beatriz Vieira Borges
POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

for ton<t<TS S off, D1 off e D2 on e D3 on

v P V1 VC
V1 VC i P im
vS
n
iS 0
vD 0

v L V2

As vL average is null it is verified v L 0 and therefore:


V1 ton T ton VO N 2
V2 V2 0 D
n T T VI N1

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

3. Beeing the magnetizing inductance not infinite it cannot be ignored,


when the transistor switches. It is necessary the existance of a path for
im to flow, when S cuts off. Further more, during the time that the
current im flowes with S cut off, it is necessary to reverse the polarity of
the primary voltage, to force im to get null before the next cycle, i.e.,
The flux in the magnetic core must reach its initial value at the end of
one operating period. The diode D3 and supply VC assure, therefore, an
alternative path for im and also the reverse of polarity of the primary
voltage vP, when S cuts off.

4. This question is related with the last one. To better understand the
circuit operation and determine the time diagrams of the currents, lets
consider that the magnetizing current is null when S iniciates its
conduction. As the voltage vP is positive and constant (vP=V1 for
0<t<ton), current im increases linearly:

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

para 0<t<ton i V1t i P i m i1 i1


I2
m L m
n VP
When S cuts off, current I2 puts D2 in conduction and D1
cutoff. The currents in the ideal transformer iS and i1 get
null at that instant, but im must maintain its continuity.
t

The magnetizing current cannot flow in the primary of the


im Imp
ideal transformer because the respective current reflected
on the secundary would have to flow through D1 in reverse
direction, which is not possible. So, the magnetizing current t
im forces the diode D3 to coduct, imposing though the iS
voltage VC at the transistor terminals and the voltage VI-VC
I2
at the transformer primary terminals.
t
The magnetizing current must be null before the beginning I2/N+Imp
iP
of the next cycle. The vP integral during ton must be I2/N
simetrical of the vP integral during T-ton. (If D=0.5 than
VC=2V1). The magnetizing current is given by:
t
V1 VC
im im ton t ton i1 0
Lm
i2 0
i P i m i1

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

V1
5. The conversion ratio is given by V2 D
n
The value of VC must be chosen accordingly volt-time balance of the primary:

V1 DT VC V1 1 DT

Substituting V2 V2
Dn nV2 VC V1 1 n

V1 V1
V12
And therefore VC
V1 nV2

50 2
V1 50V VC 250V
50 5 * 8

n5
nV2 40
Dmax 80%
0 V2 8V V1 50

V2 8V VDS 250V

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

6. The circuit (D3VC) absorbes energy each time it operates, representing therefore a loss.
To calculate this loss, the product VCiC will be integrated during the time that D3 is
conducting. Voltage VC is constant and the current iC decreases linearly from its pick value
(imp) untill zero at t=t1.

im p
V1 DT
im iCP imP
Lm
ton t1 T t1 ton
DT
im p
iC V1 VC
iC imP t ton
Lm
ton t1

The energy transfered to the supply VC will be therefore:


t1 T
V1 VC
E C VCiC VC i mP tdt
ton 0 Lm

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

T
2
V1 V C t
EC V C i m P t
Lm 2
0

T
V1 VC t 2
EC VC imP t
Lm 2
0

imP Lm
Being t (at t=t1 the current will be zero), and
VC V1

2 Lm 2 2
V V i mP Lm 1 2 VC
EC VC imP C 1
2 E C I mP Lm
VC V1 Lm VC V1 2 2 VC V1

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

7. The voltage source VC is obtained by using a high capacitance capacitor.


However it is necessary to avoid the continuous growing of the VC capacitor
voltage in each cycle. The way to remove the EC energy in the capacitor is to
dissipate it in a resistence in parallel with the capacitor.
D1 I2
iP i1 iS
+
+ + im + + vL -
vP Lm vS D2
- v2
VI -
N :1
D3
- vC -

To mantain VC constant the value of R must vary with V1 and with D.


Normalmente a linear circuit that samples and regulates VC is addopted.
A more efficient circuit then the last two is the one presented in the next figure:
D1 I2
iP i1 iS
+ + + +
im + vL - v2
vP Lm vS
D2
VI -
N :1
-
D3
-
- vC

Prof Beatriz Vieira Borges


IST-DEEC 2017
POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

Where the dissipation resistance is placed between the capacitor and


the input. This way part of the removed energy from the capacitor
may be delivered to the input supply. The ratio of the resistance
dissipated energy ER, ande the energy absorbed by the
circuitabsorvida pelo circuito EC, is equal to the ratio between the
resistence voltage VC-V1 and voltage VC.
The dessipated energy is therefore:
VC V1 1 2 VC VC V1 1 2
E R EC I mP Lm ou ER I mP Lm
VC 2 VC V1 VC 2

As this calculated energy is lower than the previousely


obtained, this circuit is more efficient then the previous one.

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

QUESTION n2
Forward converter
I2
iP i1 iS + vx - D1
+ +
+ im + Lx + vL -
+ v2
vP Lm vS vD
D2 _
-
VI N :1 - -
+
D3
- _
vC

Consider the forward converter with galvanic isolation of the above figure.
Where the total leakage inductance of the transformer is presented by Lx.

a) Analize the effect of the leakage inductance of the transformer?


Consider that the magnetizing inductance is infinite.
b) Consider the following converter operating parameters:
VI=50V; V2= 5V; I2= 40A; N=5
Lx=100nH; fs=200kHz
Calculate D to obtain the output desired voltage?

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS
Solution

In a forward converter with a transformer with zero leakage inductance


the secondary current flowes instantaneousely from diode D2 para D1,
when the switch Q starts conduction, and the voltage vD changes from
zero to VI/N.

On the contrary, if the leakage inductance is not null as it is presented


(by lx) in the next Fig., current I2 cannot change instantaneousely from
D2 to D1 whenever Q starts conduction.
I2
iP i1 iS + vx - D1
+
+ + im + lx ++ vL -
vD
v2
vP Lm vS D2 _

VI - - -
N :1
D3
+
- _
vC

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

A time interval for commutation


will exist tm1 during which both iS
diodes are. The commutation I2
voltage is vx=V1/N. The current
in lx increases with a slope tm1 DT DTtm1T t
equal to V1/(Nlx) until it reaches V1/N
I2 as presented in the figure. vD
Both diodes conduct during tm1 . T t
V1 vP
The time during which t
T
simultaneous conduction exists
is given by :
V1/N vS
Nlx I 2
m1 T t
V1 -(VC-V1)/N

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

Being vD=0 instead of V1/N, during the time interval tm1, the output voltage V2
will be lower than DV1/N. This way, it will be necessary to decrease the turns
ratio or increase the duty cycle to mantain the voltage within a specified
range. For the same values of V2 and I2, to decrease N produces the
increase of the maximmum pick and RMS values of the transistor current and
of diodes reverse voltage.

The increase of the duty cycle, produces the increase of the transistor vDS
voltage.

When the transistor cuts off, the process is different because the energy
stored in lx is transferred to the circuit (D3VC): the primary voltage vP chages
from V1 to V1-VC, iniciating the commutation of I2 from D1 to D2.

The commutation voltage is now: vX


V1 v C
N
Therefore, the commutation interval tm2 is different from tm1. During time tm2
the direction of the flux of energy is from secondary to primary as shown by
the polarities of vP and iS.

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

b) V1=50V; V2=5V; I2=40A; N=5


L1=100nH; f=200kHz; Lm D=?

Calculation of the commutation interval tm1 and D:

Nlx I 2 5x100x109 x40 1


m1 0.4ms T 3
5ms
V1 50 200x10

therefore, tm1=8% of the period leading to D=58%

IST-DEEC 2007 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

Clculo de VC

O aumento do factor de ciclo vai provocar a necessidade de aumentar VC para


desmagnetizar o ncleo do transformador. Tem-se

V1 D VC V1 1 D
50 x 0,58 VC 501 0,58

VC 120V
If lx was zero, Vcminwas equal to 100V with Dmax=50%. With lx the transistor must
Support at least 120V.

Calculation of the energy storred in lx


1 Pp E l . f 80 x10 6 x 200x103 16W
El lx I 2 2 80m J
2
Po V2 . I 2 5x 40 200W
Pp 8% Po

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

QUESTION n3
FullBridge DC-DC converter
+ S1 S2 vD
V1/N
iP N1 N2 i2
+ D5 D6 VO
VI im iS + + vL - +
vP vD VO DT t
Lm TS
- -
- D7 D8 V1 vP
S3 S4
- t

1. Determine the conversion ratio.


2. Being the sequence S1S4, S4S3, S3S2, e S2S1, the sequence for transistors conduction,
determine the time diagrams of transformer primary current and magnetizing current
considering the following conditions:
a) during the time interval (1-D)T, current I2 flows through the output diodes
freweeling.
b) D5 e D8 or D6 e D7 stay cut off during the time interval (1-D)T.
IST-DEEC 2017 Prof Beatriz Vieira Borges
POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

Solution
V1
S1 and S4 on D5 and D8 on vL VO
N
S1 S2 S3 S4 off and D5D7 on or D6D8 on v L VO

1 t on V
Ts
vL VO dt VO dt
1
TS 0 N t on
1 V1
vL VO ton VO Ts t on 0
TS N

V1 ton ton ton V1 ton V1


vL VO VO Ts VO 0 VO D
N TS TS TS N TS N

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

2. a) Considering the conduction sequence S1S4, S4S3, S3S2 and S2S1


and that the magnetizing current im flowes only on the primary side
during the time interval (1-D)T, when S1S2 (or S3S4 ) are conducting,
(primary short circuit). During this time interval, voltage vP is null and
therefore im is constant.

An alternative path for current I2 to flow when one of the switches is


turned off, is through diodes D5D7 or D6 D8, that freewheel.

Circuit Analysis:

For 0<t<ton
Suppose that at t=0 the magnetizing is im(0)=-ImP. During the time
interval [0,ton] the swiches S1,S4, D5 and D8, are on.

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

+ S2
S1 iP I2/N
N1 N2 i2 iS/N
+ D5 D6 Imp
iS +
VI im + + vL - -Imp
vP VO im t
vD
Lm
- - I2/N+ Imp
- D7 D8
iP
S3 I2/N- Imp
S4 Imp
-
t

I2
And the primary current is given: iP im V1/N
vD
N
1 1 t
or i P I 2 I mP V1dt VO
N Lm 0 DT
t
on t=DT im I mP (in Steady State). T

S1 cutts off and S3 starts conduction (D3), mantaining a possible path for im.
The primary voltage mantains null value, vP=0, during (1-D)T, and the magnetizing
current the keeps constant until S4 starts conducting at t=T.

IST-DEEC 2007 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

For the case where D5 and D8 keep conducting, this means,


continuing rectifying, during the interval (1-D)T and D6 and D7 cutt off,
the current I2/N flowes through S3 and S4. In this case the diagram of
the primary current will be the following:

I2/N+ Imp
I2/N- Imp iP
t
-I2/N+ Imp
-I2/N- Imp
V1 vP

DT t
TS

In the case where the transformer leakage inductance is considered,


current iS cannot change instantaneousely keeping D5,D6 in
freewheeling conduction , fot t>ton, falling in the previous case.

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

IST-DEEC 2007 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

Power and Control Circuits

drive and proteccions Voltage sampling


controler and isolation

IST-DEEC 2017 Prof Beatriz Vieira Borges


POWER ELECTRONICS Galvanic Isolated DC-DC Converters - SMPS

IST-DEEC 2017 Prof Beatriz Vieira Borges

You might also like