Chapter 3

Logic Gates

By Taweesak Reungpeerakul

241-208 CH3 1
 Contents

Inverter

AND Gate

OR Gate

NAND Gate

NOR Gate

XOR and XNOR Gates

Integrated Circuit Logic Gates
241-208 CH3 2
 3.1 Inverter (INV)

Symbols
Timing Diagram

0 1

Truth Table
In Out
1 0
0 1
1 0
Logic Expression:
Out = In
241-208 CH3 3
 3.2 AND Gate

Symbols
Timing Diagram

Truth Table
A B Out
0 0 0

Logic Expression:
0 1 0
1 0 0 Out = AB
1 1 1
241-208 CH3 4
 3.3 OR Gate

Symbols
Timing Diagram
A
Out
B

Truth Table
A B Out
0 0 0

Logic Expression:
0 1 1
1 0 1 Out = A+B
1 1 1
241-208 CH3 5
 3.4 NAND Gate

Symbols
Timing Diagram
A
Out
B

Truth Table
A B Out
0 0 1

Logic Expression:
0 1 1
1 0 1 Out = AB
1 1 0
241-208 CH3 6
 3.5 NOR Gate

Symbols
Timing Diagram
A
Out
B

Truth Table
A B Out
0 0 1

Logic Expression:
0 1 0
1 0 0 Out = A+B
1 1 0
241-208 CH3 7
 3.6 XOR Gate

Symbols
Timing Diagram

Truth Table
A B Out
0 0 0

Logic Expression:
0 1 1
1 0 1 Out = A B+AB; AB
1 1 0
241-208 CH3 8
 XNOR Gate

Symbols
Timing Diagram

Truth Table
A B Out
0 0 1

Logic Expression:
0 1 0
1 0 0 Out = A B+AB; AB
1 1 1
241-208 CH3 9
 3.7 Integrated Circuit Logic Gates

CMOS: Complementary Metal-
Oxide Semiconductor

Low Power Dissipation

DC Power Supply: 5 V & 3.3 V

CMOS Series: 74 + letter(s) + numbers
Letters:
HC, HCT = High-speed CMOS
LV, LVC = Low-voltage CMOS
BCT = BiCMOS (combine CMOS&TTL)
Numbers:
00= Quad 2-input NAND
02= Quad 2-input NOR
04= Hex inverter

TTL: Transistor-Transistor Logic

Not Sensitive to Electrostatic Discharge

Switching Speed

DC Power Supply: 5 V

TTL Series: 74 + letter(s) + numbers
Letters:
S = Schottky TTL
LS = Low-power Schottky TTL
F = Fast TTL
Numbers:
08= Quad 2-input AND
10= Triple 3-input NAND
32= Quad 2-input OR

241-208 CH3 10
 3.7 IC Logic Gate (cont.)

Packages
IC Gate Config.

DIP

241-208 CH3 11
 Performance Characteristics &
Parameters

Propagation Delay Time:
Speed-power Product (SPP)
tP , tPHL , tPLH SPP = tP*PD

DC Power Supply: 3.3, 5V
Fan-out and Loading

Fan-out: max # gates connected

at the output pin

Power Dissipation (PD)
Unit loads = IOH/IIH or IOL/IIL
PD = VCC (ICCH+ICCL)/2

Data Sheets

I/O Logic Levels

TTL: VIL =0.8 V, VIH =2 V

3.8 Troubleshooting
VOL =0.4 V, VOH =2.4V
Assignment I
241-208 CH3 12