You are on page 1of 2

Roll

No.

Gautam Buddha University


End Term Examinations, Odd Semester 2017
Programme Name 5-Year Dual Degree B.Tech(ECE)+ M.Tech
Semester: VI
Course Name : Microelectronics Engineering Maximum Marks:
50
Course Code :EC306 Total Time: 03 Hours
Section A (10 Marks)
Attempt any five questions out of six questions and each questions are of two Marks.
1.a) Draw the high frequency equivalent circuit model for MOSFET.
1.b) Explain the internal capacitances of MOSFET for various modes of operations.
1.c) Sketch the iD vGS characteristics for MOSFETs of enhancement and depletion
types of both polarities (operating in saturation).
1.d) Differentiate between constant voltage and constant field scaling.
1.e) Explain the channel length modulation effect of MOSFET.
1.f) Mention any four comparison of important characteristics of MOSFET and the
BJT.

Section B (20 Marks)


Attempt any four questions out of five questions and each questions are of five marks.
Q 2. Draw the MOSFET constant current source circuit and explain it.
Q 3. Explain the operation of MOS differential pair with differential inputs.
Q 4. Implement using CMOS gate.
Q 5. Draw the MOS cascade amplifier circuit with current source biasing. With the
help of small signal equivalent circuit. Show that the cascading increases
magnitude of open circuit voltage gain from to .
Q 6. With the neat diagram explain the sample and hold circuit using opamp.

Section C (20 Marks)


Attempt any two questions out of three questions and each questions are of ten marks

1/1 P.T.O.
Q 7. For a common source amplifier with

Calculate
Q 8. The differential amplifier shown in Figure uses transistors with = 100. Evaluate
the following:
(a) The input differential resistance .

(b) The overall differential voltage gain (neglect the effect of the )

(c) The worst-case common-mode gain if the two collector resistances are
accurate to within 1 %.
(d) The CMRR, in dB.
(e) The input common-mode resistance (assuming that the Early voltage VA = 100
V).

Q 9. Explain the dynamic operation of the CMOS inverter.

2/1 P.T.O.

You might also like