Professional Documents
Culture Documents
RT8223LZQW RT8223MZQW
EP : Product Code EQ : Product Code
EP YM YMDNN : Date Code EQ YM YMDNN : Date Code
DNN DNN
Pin Configurations
(TOP VIEW)
UGATE1
UGATE1
PHASE1
PHASE1
LGATE1
LGATE1
PGOOD
PGOOD
BOOT1
BOOT1
VOUT1
VOUT1
24 23 22 21 20 19 24 23 22 21 20 19
ENTRIP1 1 18 NC ENTRIP1 1 18 ENC
FB1 2 17 VREG5 FB1 2 17 VREG5
REF 3 16 VIN REF 3 16 VIN
GND GND
TONSEL 4 15 GND TONSEL 4 15 GND
FB2 5 25 14 SKIPSEL FB2 5 25 14 SKIPSEL
ENTRIP2 6 13 EN ENTRIP2 6 13 EN
7 8 9 10 11 12 7 8 9 10 11 12
VOUT2
BOOT2
VREG3
UGATE2
VOUT2
BOOT2
PHASE2
LGATE2
VREG3
UGATE2
PHASE2
LGATE2
VIN
6V to 25V
R8
C1 3.9 RT8223L R10 C13 C12
10µF 0 Q2 10µF 10µF
16 VIN UGATE2 10 BSC119
C10
0.1µF 9 0 N03S
BOOT2
RBOOT2
C11 L2
Q1 R4 0 21 UGATE1 0.1µF 4.7µH VOUT2
BSC119 PHASE2 11 3.3V
N03S RBOOT1 0 Q4
22 BOOT1 LGATE2 12 BSC119 R11 C17
220µF
L1 C2 GND 15 N03S
6.8µH 0.1µF C14
VOUT1 20 PHASE1
5V VOUT2 7
C3 Q3 19 LGATE1
R5 5 C21
220µF BSC119 FB2 R14
RILIM1 6.5k
C4 N03S 150k
ENTRIP1 1 C20
24 VOUT1 R15 0.1µF
RILIM2
150k 10k
C18 R12 6
ENTRIP2
15k
2 FB1 25 (Exposed Pad)
GND
C19 VREF 3 REF
0.1µF R13
10k 2V C15
0.22µF
VREG5 17 5V Always On
4 TONSEL C9
Frequency Control 4.7µF R6
14 SKIPSEL 100k
PWM/DEM/Ultrasonic PGOOD 23 PGOOD Indicator
ON 13 EN VREG3 8 3.3V Always On
C16
OFF 4.7µF
VIN
6V to 25V
R8
C1 3.9 RT8223M R10 C13 C12
10µF 0 Q2 10µF 10µF
16 VIN UGATE2 10 BSC119
C10
0.1µF 9 0 N03S
BOOT2
RBOOT2
C11 L2
Q1 R4 0 21 UGATE1 0.1µF 4.7µH VOUT2
BSC119 PHASE2 11 3.3V
N03S 0 Q4
22 BOOT1 LGATE2 12 BSC119 R11 C17
RBOOT1 220µF
L1 C2 GND 15 N03S
6.8µH 0.1µF C14
VOUT1 20 PHASE1
5V VOUT2 7
C3 Q3 19 LGATE1
R5 5 C21
220µF BSC119 FB2 R14
RILIM1 6.5k
C4 N03S 150k
ENTRIP1 1 C20
24 VOUT1 R15 0.1µF
RILIM2
150k 10k
C18 R12 6
ENTRIP2
15k
2 FB1 25 (Exposed Pad)
GND
C19 VREF 3 REF
0.1µF R13
10k 2V C15
0.22µF
4 TONSEL VREG5 17 5V Always On
Frequency Control C9
4.7µF R6
14 SKIPSEL 100k
PWM/DEM/Ultrasonic
13 EN PGOOD 23 PGOOD Indicator
ON
VREG3 8 3.3V Always On
OFF C16
ON 18 ENC 4.7µF
OFF
To be continued
www.richtek.com DS8223L/M-04 April 2011
4
RT8223L/M
Pin No. Pin Name Pin Function
Switch Node for SMPS1. PHASE1 is the internal lower supply rail for the
20 PHASE1 UGATE1 high side gate driver. PHASE1 is also the current-sense input for the
SMPS1.
Upper Gate Driver Output for SMPS1. UGATE1 swings between PHASE1 and
21 UGATE1
BOOT1.
Boost Flying Capacitor Connection for SMPS1. Connect to an external capacitor
22 BOOT1
according to the typical application circuits.
23 PGOOD Power Good Output for Channel 1 and Channel 2. (Logical AND).
Bypass Pin for SMPS1. Connect to the SMPS1 output to bypass efficient power
24 VOUT1
for VREG5 pin. VOUT1 is also for the SMPS1 output soft-discharge.
15,25 Ground for SMPS Controller. The exposed pad must be soldered to a large PCB
GND
(Exposed Pad) and connected to GND for maximum power dissipation.
BOOT1
BOOT2
UGATE1
UGATE2
PHASE1
VREG5 PHASE2
VREG5
SMPS1
LGATE1 SMPS2
PWM Buck
VREG5 PWM Buck LGATE2
Controller
Controller VREG5
10µA
FB1 10µA
ENTRIP1 VOUT2
FB2
ENTRIP2
EN Power-On
Sequence PGOOD
ENC Clear Fault Latch
Thermal
Shutdown
VREG5 VREG3
VIN
REF
To be continued
DS8223L/M-04 April 2011 www.richtek.com
7
RT8223L/M
Parameter Symbol Test Conditions Min Typ Max Unit
Internal Regulator and Reference
VOUT1 = GND, IVREG5 < 100mA 4.8 5 5.2
VOUT1 = GND, 6.5V < VIN < 25V,
VREG5 Output Voltage VVREG5 4.75 5 5.25 V
IVREG5 < 100mA
VOUT1 = GND, 5.5V < VIN < 25V,
4.75 5 5.25
IVREG5 < 50mA
VOUT2 = GND, IVREG3 < 100mA 3.2 3.33 3.46
VOUT2 = GND, 6.5V < VIN < 25V,
VREG3 Output Voltage VVREG3 3.13 3.33 3.5 V
IVREG3 < 100mA
VOUT2 = GND, 5.5V < VIN < 25V,
3.13 3.33 3.5
IVREG3 < 50mA
VREG5 Output Current IVREG5 VVREG5 = 4.5V, VOUT1 = GND 100 175 250 mA
VREG3 Output Current IVREG3 VVREG3 = 3V, VOUT2 = GND 100 175 250 mA
To be continued
www.richtek.com DS8223L/M-04 April 2011
8
RT8223L/M
Parameter Symbol Test Conditions Min Typ Max Unit
UVP Shutdown Blanking Time tSHDN_UVP From ENTRIPx Enable -- 5 -- ms
Thermal Shutdown
Thermal Shutdown TSHDN -- 150 -- °C
Thermal Shutdown Hysteresis -- 10 -- °C
Logic Input
Low Level (DEM Mode) -- -- 0.8
SKIPSEL Input Voltage REF Level (PWM Mode) 1.8 -- 2.3 V
High Level (Ultrasonic Mode) 2.7 -- --
On Level (SMPS On) -- -- 3
ENTRIPx Input Voltage VENTRIPx V
High Level (SMPS Off) 4.5 -- --
EN Threshold Logic-High VIH 2.4 -- --
V
Voltage Logic-Low VIL -- -- 0.4
EN Voltage VEN Floating, Default Enable 2.4 3.3 4.2 V
VEN = 0.2V, Source 1.5 3 5
EN Current IEN μA
V EN = 5V, Sink -- 3 8
ENC Threshold Logic-High VIH_ENC 2 -- --
Voltage V
(RT8223M) Logic-Low VIL_ENC -- -- 0.6
VOUT1 / VOUT2 = 200kHz/250kHz -- -- 0.8
TONSEL Setting Voltage VOUT1 / VOUT2 = 300kHz/375kHz 1.8 -- 2.3 V
VOUT1 / VOUT2 = 400kHz/500kHz 2.7 -- --
VTONSEL, VSKIPSEL = 0V or 5V −1 -- 1
Input Leakage Current μA
VENC = 0V or 5V −1 -- 1
Internal BOOT Switch
Internal Boost Switch
VREG5 to BOOTx, 10mA -- 40 80 Ω
On-Resistance
Power MOSFET Drivers
UGATEx, High State,
-- 4 8
BOOTx to PHASEx Forced to 5V
UGATEx On-Resistance Ω
UGATEx, Low State,
-- 1.5 4
BOOTx to PHASEx Forced to 5V
LGATEx, High State -- 4 8
LGATEx On-Resistance Ω
LGATEx, Low State -- 1.5 4
LGATEx Rising -- 30 --
Dead Time ns
UGATEx Rising -- 40 --
Efficiency (%) 1
Efficiency (%) 1
70 Ultrasonic Mode 70
60 60 Ultrasonic Mode
50 PWM Mode 50
40 40 PWM Mode
30 30
20 VIN = 12V
20
TONSEL = GND, EN = FLOATING,
10 VIN = 8V, TONSEL = GND, EN = FLOATING, 10
VENTRIP1 = 1.5V, VENTRIP2 = 5V VENTRIP1 = 1.5V, VENTRIP2 = 5V
0 0
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
Load Current (A) Load Current (A)
VOUT1 Efficiency vs. Load Current VOUT2 Efficiency vs. Load Current
100 100
90 90
DEM Mode
80 DEM Mode
80
Efficiency (%) 1
Efficiency (%) 1
70 70
30 30
VIN = 20V 20
20 VIN = 8V
TONSEL = GND, EN = FLOATING, TONSEL = GND, EN = FLOATING,
10 10
VENTRIP1 = 1.5V, VENTRIP2 = 5V VENTRIP1 = 5V, VENTRIP2 = 1.5V
0 0
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
Load Current (A) Load Current (A)
VOUT2 Efficiency vs. Load Current VOUT2 Efficiency vs. Load Current
100 100
90 90
80 80
DEM Mode DEM Mode
Efficiency (%) 1
Efficiency (%) 1
70 70
60 Ultrasonic Mode 60
Ultrasonic Mode
50 50
PWM Mode
40 40
PWM Mode
30 30
VIN = 12V VIN = 20V
20 20
TONSEL = GND, EN = FLOATING, TONSEL = GND,EN = FLOATING,
10 10
VENTRIP1 = 5V, VENTRIP2 = 1.5V VENTRIP1 = 5V, VENTRIP2 = 1.5V
0 0
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
Load Current (A) Load Current (A)
VOUT1 Switching Frequency vs. Load Current VOUT1 Switching Frequency vs. Load Current
220 220
PWM Mode 200 PWM Mode
200
Switching Frequency (kHz) 1
20 20
DEM Mode DEM Mode
0 0
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
Load Current (A) Load Current (A)
VOUT1 Switching Frequency vs. Load Current VOUT2 Switching Frequency vs. Load Current
220 280
200 PWM Mode 260 PWM Mode
Switching Frequency (kHz) 1
240
180
220
160 200
VIN = 20V VIN = 8V
140 180 TONSEL = GND, EN = FLOATING,
TONSEL = GND, EN = FLOATING, 160 VENTRIP1 = 5V, VENTRIP2 = 1.5V
120 VENTRIP1 = 1.5V, VENTRIP2 = 5V 140
100
120
80 100
60 80
40 Ultrasonic Mode 60
40 Ultrasonic Mode
20
DEM Mode 20
DEM Mode
0 0
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
Load Current (A) Load Current (A)
VOUT2 Switching Frequency vs. Load Current VOUT2 Switching Frequency vs. Load Current
280 280
260 PWM Mode 260 PWM Mode
Switching Frequency (kHz)1
Switching Frequency (kHz)1
240 240
220 220
200 200
VIN = 12V VIN = 20V
180 180
TONSEL = GND, EN = FLOATING, TONSEL = GND, EN = FLOATING,
160 VENTRIP1 = 5V, VENTRIP2 = 1.5V 160
VENTRIP1 = 5V, VENTRIP2 = 1.5V
140 140
120 120
100 100
80 80
60 60 Ultrasonic Mode
Ultrasonic Mode
40 40
20 DEM Mode 20 DEM Mode
0 0
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
Load Current (A) Load Current (A)
VOUT1 Output Voltage vs. Load Current VOUT2 Output Voltage vs. Load Current
5.090 3.446
VIN = 12V, TONSEL = GND, EN = FLOATING, VIN = 12V, TONSEL = GND, EN = FLOATING,
5.084 3.440
VENTRIP1 = 1.5V, VENTRIP2 = 5V VENTRIP1 = 5V, VENTRIP2 = 1.5V
5.078
5.072 3.434
Output Voltage (V) 1
VREG5 Output Voltage vs. Output Current VREG3 Output Voltage vs. Output Current
5.006 3.358
VIN = 12V, TONSEL = GND, EN = FLOATING, VIN = 12V, TONSEL = GND, EN = FLOATING,
VENTRIP1 = VENTRIP2 = 5V VENTRIP1 = VENTRIP2 = 5V
5.000 3.354
Output Voltage (V) 1
3.350
4.994
3.346
4.988
3.342
4.982
3.338
4.976 3.334
4.970 3.330
0 20 40 60 80 100 0 10 20 30 40 50 60 70
Output Current (mA) Output Current (mA)
Reference Voltage vs. Output Current Battery Current vs. Input Voltage
2.0080 100.0
VIN = 12V, TONSEL = GND, EN = FLOATING, No Load
2.0072 VENTRIP1 = VENTRIP2 = 5V
Reference Voltage (V) 1
2.0056
10.0
2.0048
2.0040 Ultrasonic Mode
2.0032
1.0
2.0024
2.0016 DEM Mode
Standby Input Current vs. Input Voltage Shutdown Input Current vs. Input Voltage
250 22
21
249
20
248 19
247 18
17
246
16
245 15
14
244
13
243 12
242 11
No Load, 10
241
EN = FLOATING, VENTRIP1 = VENTRIP2 = 5V 9 No Load, EN = GND, VENTRIP1 = VENTRIP2 = 5V
240 8
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
Input Voltage (V) Input Voltage (V)
2.008
Reference Voltage (V) 1
2.005
VREG5
(5V/Div)
2.002 VREG3
(2V/Div)
1.999
1.996
REF
1.993 (2V/Div)
1.990
VIN = 12V, VENTRIP1 = VENTRIP2 = 5V,
EN No Load, VIN = 12V, TONSEL = GND,
1.987 (2V/Div)
EN = FLOATING, TONSEL = GND EN = FLOATING, VENTRIP1 = VENTRIP2 = 5V
1.984
-50 -25 0 25 50 75 100 125 Time (400μs/Div)
Temperature (°C)
PGOOD
PGOOD (5V/Div)
(5V/Div)
VIN = 12V, TONSEL = GND,
ENC ENC SKIPSEL = REF, EN = FLOATING,
VIN = 12V, TONSEL = GND,
(5V/Div) SKIPSEL = REF, EN = FLOATING, (5V/Div)
VENTRIP1 = VENTRIP2 = 1.5V, VENC = 5V VENTRIP1 = VENTRIP2 = 1.5V, VENC = 5V
VOUT1 VOUT1
(2V/Div) (2V/Div)
PGOOD PGOOD
(5V/Div) (5V/Div)
VOUT2
(2V/Div)
VOUT2
(2V/Div)
PGOOD PGOOD
(5V/Div) (5V/Div)
VOUT1 PWM Mode Load Transient Response VOUT2 PWM Mode Load Transient Response
VOUT1_AC VOUT2_AC
(50mV/Div) (50mV/Div)
Inductor Inductor
Current Current
(5A/Div) (5A/Div)
UGATE1 UGATE2
(20V/Div) (20V/Div)
VIN = 12V, TONSEL = GND, VIN = 12V, TONSEL = GND,
LGATE1 LGATE2
(5V/Div) (5V/Div)
EN = FLOATING, SKIPSEL = REF, IOUT1 = 0A to 6A EN = FLOATING, SKIPSEL = REF, IOUT2 = 0A to 6A
OVP UVP
No Load, VIN = 12V, TONSEL = GND, VIN = 12V, TONSEL = GND,
EN = FLOATING, SKIPSEL = GND EN = FLOATING,
SKIPSEL = REF
VOUT1
VOUT1 (5V/Div)
(2V/Div)
PGOOD
(5V/Div)
VOUT2 UGATE1
(2V/Div) (20V/Div)
PGOOD LGATE1
(5V/Div) (5V/Div)
The low side driver is designed to drive high current, low PGOOD is an open-drain type output and requires a pull-
RDS(ON) N-MOSFET(s). The internal pull-down transist or up resistor. PGOOD is actively held low in soft-start,
that drives LGATEX low is robust, with a 1.5Ω typical on- standby, and shutdown. It is released when both output
resistance. A 5V bias voltage is delivered from the VREG5 voltages are above 91% of the nominal regulation point.
supply. The instantaneous drive current is supplied by an The PGOOD goes low if either output turns off or is 15%
input capacitor connected between VREG5 and GND. below its nominal regulator point.
For high current applications, some combinations of high Output Over Voltage Protection (OVP)
and low side MOSFETs might be encountered that will The output voltage can be continuously monitored for over
cause excessive gate-drain coupling, which can lead to voltage. If the output voltage exceeds 12% of its set voltage
efficiency killing, EMI-producing shoot-through currents. threshold, the over voltage protection is triggered and the
This can be remedied by adding a resistor in series with LGATEx low side gate drivers are forced high. This activates
BOOTx, which increases the turn-on time of the high side the low side MOSFET switch, which rapidly discharges
MOSFET without degrading the turn-off time (Figure 3). the output capacitor and pulls the input voltage downward.
VIN The RT8223L/M is latched once OVP is triggered and can
only be released by toggling EN, ENTRIPx or cycling VIN.
RBOOT
BOOTx There is a 5μs delay built into the over voltage protection
circuit to prevent false alarm.
UGATEx Note that the LGATEx latching high causes the output
PHASEx voltage to dip slightly negative when energy has been
previously stored in the LC tank circuit. For loads that
cannot tolerate a negative voltage, place a power Schottky
Figure 3. Reducing the UGATEx Rise Time
diode across the output to act as a reverse polarity clamp.
Soft-Start If the over-voltage condition is caused by a short in the
The RT8223L/M provides an internal soft-start function to high side switch, completely turning on the low side
prevent large inrush current and output voltage overshoot MOSFET can create an electrical short between the
when the converter starts up. The soft-start (SS) battery and GND, which will blow the fuse and disconnect
automatically begins once the chip is enabled. During soft- the battery from the output.
start, it clamps the ramping of internal reference voltage
which is compared with FBx signal. The typical soft- Output Under Voltage Protection (UVP)
start duration is 2 ms. A unique PWM duty limit control The output voltage can be continuously monitored for under
that prevents output over voltage during soft-start period voltage protection. If the output is less than 52% of its set
is designed specifically for FBx floating. voltage threshold, under voltage protection will be triggered,
and then both UGATEx and LGATEx gate drivers will be
forced low. The UVP will be ignored for at least 5ms (typ.)
after start-up or a rising edge on ENTRIPx. Toggle
“>2.4V”
Low X X On On On Off Off
=> High
“>2.4V” “>2V”
Off Off On On On Off Off
=> High => High
“>2.4V” “>2V”
Off On On On On Off On
=> High => High
“>2.4V” “>2V”
On Off On On On On Off
=> High => High
“>2.4V” “>2V”
On On On On On On On
=> High => High
Output Voltage Setting (FBx) where LIR is the ratio of the peak to peak ripple current to
Connect a resistor voltage-divider at the FBx pin between the average inductor current.
VOUTx and GND to adjust the respective output voltage Find a low-loss inductor having the lowest possible DC
between 2V and 5.5V (Figure 4). Referring to Figure 4 as resistance that fits in the allotted dimensions. Ferrite cores
an example, choose R2 to be approximately 10kΩ, and are often the best choice, although powdered iron is
solve for R1 using the equation : inexpensive and can work well at 200kHz. The core must
⎛ ⎛ R1 ⎞ ⎞ be large enough not to saturate at the peak inductor current
VOUTX = VFBX × ⎜ 1 + ⎜ ⎟⎟
⎝ ⎝ R2 ⎠ ⎠ (IPEAK) :
where VFBX is 2V. IPEAK = ILOAD(MAX) + ⎡⎣(LIR/2) × ILOAD(MAX) ⎤⎦
0.6
Thermal Considerations
For continuous operation, do not exceed absolute 0.3
package, PCB layout, rate of surrounding airflow, and Ambient Temperature (°C)
difference between junction and ambient temperature. The Figure 5. Derating Curve for the RT8223L/M Package
maximum power dissipation can be calculated by the
following formula : Layout Considerations
Layout is very important in high frequency switching
PD(MAX) = (TJ(MAX) − TA) / θJA
converter designs, the PCB could radiate excessive noise
where TJ(MAX) is the maximum junction temperature, TA is and contribute to the converter instability with improper
the ambient temperature, and θJA is the junction to ambient layout. Certain points must be considered before starting
thermal resistance. a layout using the RT8223L/M.
For recommended operating condition specifications of ` Place the filter capacitor close to the IC, within 12mm
the RT8223L/M, the maximum junction temperature is (0.5 inch) if possible.
125°C and TA is the ambient temperature. The junction to
` Keep current limit setting network as close as possible
ambient thermal resistance, θJA, is layout dependent. For
to the IC. Routing of the network should avoid coupling
WQFN-24L 4x4 packages, the thermal resistance, θJA, is
to high voltage switching nodes.
52°C/W on a standard JEDEC 51-7 four-layer thermal test
board. The maximum power dissipation at TA = 25°C can ` Connections from the drivers to the respective gate of
be calculated by the following formula : the high side or the low side MOSFET should be as
short as possible to reduce stray inductance. Use
PD(MAX) = (125°C − 25°C) / (52°C/W) = 1.923W for
0.65mm (25mils) or wider trace.
WQFN-24L 4x4 package
` All sensitive analog traces and components such as
The maximum power dissipation depends on the operating
VOUTx, FBx, GND, ENTRIPx, PGOOD, and TONSEL
ambient temperature for fixed T J(MAX) and thermal
should be placed away from high voltage switching
resistance, θJA. For the RT8223L/M package, the derating
nodes such as PHASEx, LGATEx, UGATEx, or BOOTx
curve in Figure 5 allows the designer to see the effect of
nodes to avoid coupling. Use internal layer(s) as ground
rising ambient temperature on the maximum power
plane(s) and shield the feedback trace from power traces
dissipation.
and components.
` Place the ground terminal of VIN capacitor(s), VOUTx
capacitor(s), and source of low side MOSFETs as close
as possible. The PCB trace defined as PHASEX node,
which connects to source of high side MOSFET, drain
of low side MOSFET and high voltage side of the
inductor, should be as short and wide as possible.
D2 SEE DETAIL A
D
L
1
E E2
1 1
e b 2 2
A
A3 DETAIL A
A1 Pin #1 ID and Tie Bar Mark Options
Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit
design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be
guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.