Product Order Technical Tools & Support &

Folder Now Documents Software Community

LM26480
SNVS543N – JANUARY 2008 – REVISED JUNE 2017

LM26480 Dual 2-MHz, 1.5-A Buck Regulators and Dual 300-mA LDOs
With Individual Enable and Power Good
1 Features 2 Applications
•
1 Input Voltage: 2.8 V to 5.5 V • Core Digital Power
• Compatible with Advanced Applications • Applications Processors
Processors and FPGAs • Peripheral I/O Power
• Two LDOs for Powering Internal Processor • Digital Radios
Functions and I/Os • Robot Drives
• Precision Internal Reference • Image Transmission Module
• Thermal Overload Protection • Low-Power Digital Applications
• Current Overload Protection
• External Power-On-Reset Function for Buck1 and 3 Description
Buck2 The LM26480 is a multi-functional power
• Undervoltage Lockout Detector to Monitor Input management unit (PMU), optimized for low-power
Supply Voltage digital applications. This device integrates two highly
efficient 1.5-A step-down DC-DC converters and two
• Step-Down DC-DC Converters (Buck) 300-mA linear regulators. The DC-DC buck
– 1.5-A Output Current converters provide typical efficiencies of 96%,
– VOUT from: allowing for minimal power consumption. Features
include soft start, undervoltage lockout, current
– Buck1 : 0.8 V to 2 V at 1.5 A
overload protection, thermal overload protection, and
– Buck2 : 1 V to 3.3 V at 1.5 A an internal power-on-reset (POR) circuit, which
– Up to 96% efficiency monitors the output voltage levels on bucks 1 and 2.
– ±3% FB Voltage Accuracy
Device Information(1)
– 2-MHz PWM Switching Frequency PART NUMBER PACKAGE BODY SIZE (NOM)
– PWM-to-PFM Automatic Mode Change Under LM26480 WQFN (24) 4.00 mm × 4.00 mm
Low Loads
(1) For all available packages, see the orderable addendum at
– Automatic Soft Start the end of the data sheet.
• Linear Regulators (LDO)
– VOUT of 1 V to 3.5 V Simplified Schematic
– ±3% FB Voltage Accuracy SYNC VINLDO12
1 µF
ENLDO1
– 300-mA Output Current ENLDO2
nPOR
100 kŸ
– 25-mV (Typical) Dropout ENSW1
VIN1
10 µF

ENSW2 2.2 µH
SW1
VOUTLDO1 C1 R1 10 µF
R1 FB1
0.47 µF LDO1_FB C2 R2
R2 GND_SW1

VINLDO1 LM26480
1 µF
VIN2
VINLDO2
1 µF 10 µF

2.2 µH
VOUTLDO2 SW2
R1 C1 R1 10 µF
0.47 µF LDO2_FB FB2
R2 C2 R2
GND_SW2
GND_L

GND_C
AVDD
DAP 1 µF

Copyright © 2016, Texas Instruments Incorporated

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
 LM26480
www.ti.com SNVS543N – JANUARY 2008 – REVISED JUNE 2017

6 Pin Configuration and Functions

RTW Package
24-Pin WQFN
Top View

18 17 16 15 14 13

19 12

20 11

21 10

22 9

23 8

24 7

1 2 3 4 5 6

Pin Functions
PIN
I/O TYPE (1) DESCRIPTION
NO. NAME
1 VINLDO12 I P Analog power for internal functions (VREF, BIAS, I2C, Logic)
Frequency synchronization pin, which allows the user to connect an external clock signal
to synchronize the PMIC internal oscillator. Default OFF and must be grounded when not
2 SYNC I G/(D)
used. Part number LM26480SQ-BF has this feature enabled. Contact Texas Instruments
Sales Office/Distributors for availability of LM26480SQ-BF.
nPOR Power on reset pin for both Buck1 and Buck 2. Open drain logic output 100-kΩ
3 NPOR O D pullup resistor. nPOR is pulled to ground when the voltages on these supplies are not
good. See Flexible Power-On Reset (Power Good with Delay) for more information.
4 GND_SW1 G G Buck1 NMOS power ground
5 SW1 O P Buck1 switcher output pin
6 VIN1 I P Power in from either DC source or battery to Buck1
7 ENSW1 I D Enable pin for Buck1 switcher, a logic HIGH enables Buck1. Pin cannot be left floating.
8 FB1 I A Buck1 input feedback terminal
9 GND_C G G Non-switching core ground pin
10 AVDD I P Analog Power for Buck converters
11 FB2 I A Buck2 input feedback terminal
12 ENSW2 I D Enable pin for Buck2 switcher, a logic HIGH enables Buck2. Pin cannot be left floating.
13 VIN2 I P Power in from either DC source or Battery to Buck2
14 SW2 O P Buck2 switcher output pin
15 GND_SW2 G G Buck2 NMOS
16 ENLDO2 I D LDO2 enable pin, a logic HIGH enables LDO2. Pin cannot be left floating.
17 ENLDO1 I D LDO1 enable pin, a logic HIGH enables LDO1. Pin cannot be left floating.
18 GND_L G G LDO ground
19 VINLDO1 I P Power in from either DC source or battery to LDO1
20 LDO1 O P LDO1 Output
21 FBL1 I A LDO1 feedback terminal
22 FBL2 I A LDO2 feedback terminal
23 LDO2 O P LDO output
24 VINLDO2 I P Power in from either DC source or battery to LDO2.
Connection is not necessary for electrical performance, but it is recommended for better
DAP DAP G G
thermal dissipation.

(1) A: Analog Pin, G: Ground Pin, P: Power Pin, I: Input Pin, O: Output Pin, D: Digital.

Copyright © 2008–2017, Texas Instruments Incorporated Submit Documentation Feedback 5

Product Folder Links: LM26480