774 views

Uploaded by siddhsatya

- Supply Chain Management Project Report
- Digital Signal Conditioning (ADC
- Mah End Iran
- Supply Chain Mgmt - MBA
- L Cases - 1
- Sqc New Data
- 611865475
- C5510_SoftwareTools
- EXP3 (1).pdf
- Business Case
- Case Study Project #2 CH10 ONLY
- The relationship between Philosophy and Literature
- Strenlar
- Chapter 4
- Adis 16209 full
- e95a050
- unit 8 VTU format.pdf
- Final Presentation Mohammed Saber & Khalid Ashoor (1)
- Delay Effect
- Project

You are on page 1of 2

COMPONENTS

5.1 A continuous voltage signal is to be converted into its digital counterpart using an analog-to-digital

converter. The maximum voltage range is ± 30 V. The ADC has a 12-bit capacity. Determine: (a) number

of quantization levels, (b) resolution, (c) the spacing of each quantization level, and the quantization error

for this ADC.

Solution: Number of quantization levels = 212 = 4096

60

RADC = = 0.01465 volts

4096 − 1

Quantization error = ± (0.01465)/2 = ± 0.00732 volts

5.2 A voltage signal with a range of zero to 115 V. is to be converted by means of an ADC. Determine the

minimum number of bits required to obtain a quantization error of (a) ± 5 V maximum, (b) ± 1 V

maximum, (c) ± 0.1 V maximum.

1 1 Range

Solution: (a) ± 5 volts max = ± R ADC = n

2 2 2 −1

0.5(115 )

5.0 = , (2n-1) = 0.5(115)/5 = 11.5, 2n = 12.5

2n −1

n 1n(2) = 1n(12.5) n = 2.526/0.693 = 3.64 → Use n = 4

1 1 Range

(b) ± 1 volt max = ± R ADC = n

2 2 2 −1

0.5(115 )

1.0 = , (2n-1) = 0.5(115)/1 = 57.5 2n = 58.5

2n −1

n 1n(2) = 1n(58.5) n = 4.069/0.693 = 5.87 → Use n = 6

1 1 Range

(c) ± 0.1 volt max = ± R ADC = n

2 2 2 −1

0.5(115 )

0.1 = n , (2n-1) = 0.5(115)/0.1 = 575.0 2n = 576.0

2 −1

n 1n(2) = 1n(576) n = 6.356/0.693 = 9.17 → Use n = 10

5.3 A digital-to-analog converter uses a reference voltage of 120 V dc and has eight binary digit precision. In

one of the sampling instants, the data contained in the binary register = 01010101. If a zero-order hold is

used to generate the output signal, determine the voltage level of that signal.

Solution: Vo = 120{0.5(0) + 0.25(1) + 0.125(0) + 0.0625 (1) + 0.03125(0)

+ 0.015625(1) + 0.007812(0) +0.003906(1)}

Vo = 39.84 volts

5.4 A DAC uses a reference voltage of 80 V and has 6-bit precision. In four successive sampling periods, each

1 second long, the binary data contained in the output register were 100000, 011111, 011101, and 011010.

Determine the equation for the voltage as a function of time between sampling instants 3 and 4 using (a) a

zero-order hold, and (b) a first-order hold.

Solution: First sampling instant: 100000, Vo = 80(0.5) = 40.0 volts

Second sampling instant: 011111, Vo = 80(0.25 + 0.125 + 0.0625 + 0.03125 + 0.015625) = 38.75 volts

Third sampling instant: 011101, Vo = 80(0.25 + 0.125 + 0.0625 + 0.015625) = 36.25 volts

Fourth sampling instant: 011001, Vo = 80(0.25 + 0.125 + 0.015625) = 31.25 volts

(a) Zero order hold: V(t) = 36.25 between instants 3 and 4

(b) First order hold: V(t) = 36.25 + a t between instants 3 and 4 a = (36.25 - 38.75)/1 = -2.5

V(t) = 36.25 - 2.5t

10

5.5 In Problem 5.4, suppose that a second order hold were to be used to generate the output signal. The

equation for the second-order hold is

E(t) = E0 + α t + β t2 (5.8)

where E0 = starting voltage at the beginning of the time interval. (a) For the binary data given in Problem

5.4, determine the values of α and β that would be used in the equation for the time interval between

sampling instants 3 and 4. (b) Compare the first-order and second-order holds in anticipating the voltage at

the 4th instant.

Solution: t = 0: V(t) = 36.25 = 36.25 + a(0) + b(0)

t = -1: V(t) = 38.75 = 36.25 + a(-1) + b(1)

t = -2: V(t) = 40.0 = 36.25 + a(-2) + b(4)

Simultaneous solution yields a = -3.125 and b = -.625

V(t) = 36.25 - 3.125t - .625t2

At the fourth instant, the second order hold yields

V(t) = 36.25 - 3.125(1) - .625(1) = 32.5 volts

At the fourth instant, the first order hold yields

V(t) = 36.25 - 2.5(1) = 33.75 volts

The actual voltage level at the fourth instant is 32.5 volts. Hence, the second order hold more acurately

projects the voltage.

11

- Supply Chain Management Project ReportUploaded byZuhaib Gull
- Digital Signal Conditioning (ADCUploaded byMohd Fazli
- Mah End IranUploaded byMahendiran Cr
- Supply Chain Mgmt - MBAUploaded byshriyak
- L Cases - 1Uploaded byPaul Richard Christian
- Sqc New DataUploaded byVaibhav Vithoba Naik
- 611865475Uploaded byAnamul Haque
- C5510_SoftwareToolsUploaded byHimanshu Kumar
- EXP3 (1).pdfUploaded bysafana
- Business CaseUploaded byswlunatic
- Case Study Project #2 CH10 ONLYUploaded byalinalogounova
- The relationship between Philosophy and LiteratureUploaded bywallyvikky
- StrenlarUploaded byjustinpaul12
- Chapter 4Uploaded byDogukan Aktay
- Adis 16209 fullUploaded byAri Apriyansa
- e95a050Uploaded byAg Cristian
- unit 8 VTU format.pdfUploaded byammayi9845_930467904
- Final Presentation Mohammed Saber & Khalid Ashoor (1)Uploaded byJaga Gowda
- Delay EffectUploaded bySemmi Hemmi
- ProjectUploaded byFahad Rizwan
- dacUploaded byKevin Wing Siong
- 1Uploaded byGarima Saraf
- adUploaded byΠΑΝΑΓΙΩΤΗΣΠΑΝΑΓΟΣ
- Arm ReportUploaded byRamnarayan Shreyas
- MergePDFs(5)Uploaded byRamakrishnaVakulabharanam
- Audio Precision_Manual.pdfUploaded byanaaragort
- 8-CHANNEL, 24-BIT ANALOG-TO-DIGITAL CONVERTER WITH FLASH MEMORYUploaded byAnil Koul
- Analog & Mixed Mode VLSI Design EC604 (1)Uploaded bySean Aguilar

- 2-Model.pdfUploaded bysiddhsatya
- 1.FUNDAMENTALS OF DESIGN.docxUploaded bysiddhsatya
- CAD FINAL 1Uploaded bysiddhsatya
- Design of Connecting RodUploaded bysiddhsatya
- 501501609Uploaded bysiddhsatya
- 501501609Uploaded bysiddhsatya
- Croco Dahlia-US TermsUploaded bysiddhsatya
- Front PageUploaded bysiddhsatya
- paper to be downloadUploaded bysiddhsatya
- Pinwheels and Posey Table CoverUploaded bysiddhsatya
- Rack and Pinion Steering DesigningUploaded byAudrian Louven Realubit Sabado
- Virtual RealityUploaded bysiddhsatya
- 1Uploaded bysiddhsatya

- Vco Based AdcUploaded byGaneshVenkatachalam
- 448Uploaded bydinhquit
- BCI164AUploaded by3efoo
- Curs MIT Pn Junction Diode 2009 Lec15Uploaded byeu
- AC DRIVESUploaded byMSM7865
- EC305Uploaded byapi-3853441
- Tesys - Motor Stater Solution - 2006Uploaded bycysauts
- cv 12Uploaded byapi-305376674
- RPT Science Year 3Uploaded byskppasir
- F11HVCBa3Uploaded byKaran Singhania
- ElecWiringRegs2007Rev01Uploaded byAkhtar Abbas Syed
- 11. Questions & Answers on Single-Phase Parallel NetworksUploaded bykibrom atsbha
- Max 8724Uploaded byFotoBlicKovin
- Rida Mulyana (Ibu Maritje Hutapea) Dirjen Migas EBTEUploaded byRichard Richard
- Quasi-Omni - DB411_Offset_Pattern_Station_Antennas.pdfUploaded byaltairfabio
- PV and QV CurvesUploaded byravilabier
- RotaryModules Part3 0408 300-468 EnUploaded byJonas Ferreira
- 74LVX244Uploaded byAlexandre S. Corrêa
- Pico Scope Vehicle DiagnosticsUploaded byMohamed Mohamed Abdulhay
- Manual CS 300Uploaded byoprea vasile
- Cerabar T PMP131Uploaded byCardonetti
- Pac His Lo OperationUploaded byOscar Salvador Navarro Cervantes
- 1-Electrical Protection Handbook[1]Uploaded byOscar Leonardo Rincon Pulido
- Carrier Capture Cross Sections of Traps by DltsUploaded bydevendratiwari0
- Gossen Metrawatt a2000 HandleidingUploaded byDavid
- Ubiquiti INS-8023AF-I Data SheetUploaded byJMAC Supply
- HQ-CHARGER81Uploaded byEmir Cicic
- 12V _ 20A Regulated DC Power Supply - Power Supply CircuitsUploaded byRene
- IC 7610 Technical Report Vol1!11!16 17Uploaded byAnonymous YDF1ID15zJ
- ElectraNet-Fact-Sheet-Substations-2016.pdfUploaded byabaz60