You are on page 1of 18

Code.

No: C1EC01/C1405
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD
B.Tech (CCC) I Year Supplementary Examinations July/August - 2010
ELECTRONIC CIRCUIT ANALYSIS AND DESIGN
(Electronics and Communication Engineering)

Time: 3 Hours Max.Marks:100


Answer Any Five Questions
All Questions Carry Equal Marks
---

1.a) Compare CB, CE, CC configurations with respect to current gain, voltage gain, input
resistance and output resistance.
b) Explain what is meant by early effect in the case of transistor and what are its consequences?
[12+8]

2.a) Draw the circuit diagram of a self bias circuit and derive expression for S. Why it is widely
used.
b) How to obtain quiescent point graphically for a given transistor amplifier of CE
configuration explain. [12+8]

3.a) Classify the amplifiers based as feedback topology and give their block diagram. How the
input and output impendence are effected in each case.
b) Draw the circuit diagram of a current feed back circuit and derive Expressions for Voltage
gain and output resistance, and input resistance. [10+10]

4.a) Derive the expression for frequency of oscillations in RC-phase shift oscillator using BJT.
b) A crystal has L=0.1H, C=0.01PF, R=10k Ω and CM =1PF. Find the series resonance and Q-
factor. [10+10]

5.a) Classify amplifier circuits based on frequency range, type of coupling, power delivered and
signal handled.
b) Derive an expression for current gain and input impendence of CE amplifier circuit. Explain
how the current gain is effected by source resistance. [10+10]

6.a) Derive the relation between f2 and f2n when such, n-identical amplifier stages are cascaded.
b) Draw High frequency model of an RC coupled amplifier, and derive the expression for
voltage gain. [10+10]

7.a) What is thermal resistance? What is the unit of thermal resistance?


b) Derive a relation to prove that the effective surface area of the transistor case could be
increased; the resistance of heat flow could be decreased. [10+10]

8.a) Plot the Response of a tuned amplifier and explain with respect to Quality factor Q.
b) What are the effects of cascading tuned amplifiers on bandwidth? [10+10]

--ooOoo--
Code No: C1EC01/C1405

I B.Tech(CCC) Regular Examinations, January 2010


ELECTRONIC CIRCUIT ANALYSIS AND DESIGN
Electronics And Communication Engineering
Time: 3 hours Max Marks: 100
Answer any FIVE Questions
All Questions carry equal marks
?????

1. (a) Explain the terms Impedance matching and cross over distortion.
(b) When are two transistors said to have Complementary-Symmetry? Draw the
circuit of a complementary symmetry Push-Pull Class-B Power Amplifier and
explain its operation together with characteristics of amplifier. [8+12]

2. (a) State Miller’s theorem. Explain its significance in transistor circuit analysis.
0
(b) For the amplifier circuit calculate Ri , Ri , AV , AV S , AI . Assume hie =1k and
hf e =100. {As shown in the Figure2b} [8+12]

Figure 2b
3. (a) What are the different configurations of BJT?
(b) Derive the relation between α and β.
(c) Calculate the collector current and emitter current for a transistor with αdc =
0.99 and ICBO = 50 µ A when the base current is 20µ A. [7+7+6]

4. (a) State the functions and frequency ranges of operation of Tuned amplifiers with
relevant reasons.
(b) Draw the circuit of typical single tuned RF amplifier stage employing a tran-
sistor. Explain its operations. If the tuned circuit contains L=200µH, C=126
pf, RL =5KΩ, calculate the Bandwidth of the amplifier.

1
Code No: C1EC01/C1405

(c) Explain the function of ‘swamping resistor’ in improving the bandwidth of


tuned amplifiers. [20]

5. (a) Classify various oscillators based on O/P waveforms, circuit components, op-
erating frequencies and feedback used.
(b) A phase shift oscillator is to be designed with FET having gm = 5000µs,
rd=4kΩ while the resistance in the feedback circuit is 9.7kΩ. Select the proper
value of C and RD to have the frequency of oscillations as 5KHZ. [12+8]

6. (a) Draw the circuit diagram of CE amplifier with emitter resistance and obtain its
equivalent hybrid model and derive expressions for AI , R1 , AV use approximate
analysis.
(b) Determine Av , AI , Ri , RO for CE amplifier using n-p-n transistor with
hie = 1200Ω hre = 0 hf e = 36 hoe = 2 × 10−6 mho RL = 2.5kΩ
RS = 500Ω (neglect the effect of biasing circuit) [10+10]

7. A three stage CE amplifier using silicon BJT as shown has RF =50k, RF 2 =10k,β
=50,RL1 =15k and Vcc =20 V. Calculate the value of Vc3. Also show that the am-
plifier is dc stabilized for large values of β. {As shown in the Figure7} [20]

Figure 7
8. (a) Show that for voltage shunt feedback amplifier transresistance gain, Ri and
Ro are decreased by a factor (1+Aβ) with feedback.
(b) For the given circuit(as shown in figure8b), hf e =110, hie =1100Ω, hre =hoe =0.
Determine with Re = 1 K. [10+10]
Vo Vs
i. Rf = Is
where Is = Rs
ii.Avf = VVos ,
iii. Rif.
0
iv. Rof

2
Code No: C1EC01/C1405

Figure 8b

?????

3
Code No: C1EC01-C1405 N5
I B.Tech.(CCC) Supplimentary Examinations, June 2009
ELECTRONIC CIRCUIT ANALYSIS AND DESIGN
(Electronics & Communication Engineering)
Time: 3 hours Max Marks: 100
Answer any FIVE Questions
All Questions carry equal marks
?????

1. (a) Explain how FET works as voltage variable resistor.


(b) Explain the constructional features of a depletion mode MOSFET and explain
its basic operation. [10+10]

2. (a) Compare common collector and common emitter configuration with regards
to RI , Ro , AI , AV .
(b) Draw the circuit diagram of CC amplifier using hybrid parameters and derive
expressions for AI , AV , Ri , Ro . [8+12]

3. (a) Draw the circuit diagram of a voltage shunt feed back using BJT and derive
expression for voltage gain with feedback.
(b) What are the advantages and disadvantages of negative feedback?
(c) Calculate the gain, input impendence, output impendence of voltage series,
feedback. Amplifier having A= -300 Ri = 1.5K Ro = 50 K and β = −1
20
[7+6+7]

4. (a) Show that the gain of Wien bridge oscillator using BJT amplifier must be at
least 3 for the oscillations to occur.
(b) In a transistorized Hartley oscillator the two inductances are 2mH and 20µH
while the frequency is to be changed from 950KHZ to 2050KHZ. Calculate the
range over which the capacitor is to be vaired. [12+8]

5. (a) Derive the expressions for Ai , AV of CE amplifier circuit. Explain how Ai and
AV are effected by RS .
(b) Consider a single stage CE amplifier with RS = 1K, Ri = 50 K, R2 = 2K, RC
= 1K, RL = 1.2K, hf e = 50, hie = 1.1K, hre = hoe = 0. Find AI , Ri , Ro , AV
and power gain. [10+10]

6. Calculate the voltage gain, output voltage, input impedance and output impedance
for the cascaded BJT amplifier configuration shown in figure6. Determine the value
of V0 if Rh of 10kΩ is connected at the output. [20]

1 of 2
Code No: C1EC01-C1405 N5

Figure 6

7. (a) Draw the circuit diagram of a complementary symmetry push pull amplifier
and explain its working.
(b) Distinguish between cross over distortion and harmonic distortion. How they
can be eliminated. [10+10]

8. (a) Draw a simple BJT tuned amplifier circuit and its ideal response characteristic.
(b) In the single tuned amplifier, the circuit bandwidth is 5 KHZ and the voltage
gain has a maximum value at 1000 KHZ, when the tuning capacitor is adjusted
to 500 pf. Calculate the Q of the circuit and the coil inductance? [20]

?????

2 of 2
Code No: C1EC01-C1405 07-06-N5-05

I B.Tech.(CCC) Regular Examinations, December 2008


ELECTRONIC CIRCUIT ANALYSIS AND DESIGN
(Electronics & Communication Engineering)
Time: 3 hours Max Marks: 100
Answer any FIVE Questions
All Questions carry equal marks
?????

1. (a) Briefly explain how FET can be used as an amplifier.


(b) Draw a small signal equivalent circuit of a FET model and explain the signif-
icance of each element. [10+10]

2. (a) Explain the working of a voltage divider bias circuit. Derive expression for its
stability factor and also explain how it is superior to other bias arrangements.
(b) The H parameters of a transistor in the CE amplifier mode are hie = 1100Ohms,
hre = 2.5 × 10−4 , hf e = 50, hoe = 25µmho. Determine the current gain and
input resistance of the amplifier for a load resistance of RL = 1KΩ. [10+10]

3. (a) Briefly discuss about the effect of feedback on amplifier Bandwidth.


(b) Draw the frequency response of an amplifier with and without feedback and
show the bandwidth for each case and how these two curves are related to
gain bandwidth product.
(c) We have an amplifier of 60db gain. It has an output impendence Zo = 10kΩ.
it is required to modify its output impendence to 500Ω by applying negative
feedback.Calculate the value of the feedback factor Also find the percentage
change in the over all gain, for 10% change in the gain of the internal amplifiers.
[6+7+7]

4. (a) Draw the circuit diagram of a RC phases shift oscillator using BJT. Derive
the expression for frequency of oscillators.
(b) Classify different type of oscillators based on frequency range.
(c) Why RC oscillators are not suitable for high frequency applications. [10+5+5]

5. (a) For the emitter follower with Rs = 0.5 K and RL = 5K, calculate AI , Ri , AV ,
AV S and Ro . Assume hf e = 50, hie = 1K, hoe = 25µA/V.
(b) Draw the circuit diagram and Low frequency equivalent circuit of common
source amplifier and derive an expression for its voltage gain. [10+10]

6. (a) Derive the relation between f1 and f1 n when such n-identical amplifier stages
are cascaded.
(b) For a given single stage amplifier, f2 = 100 KHzs. If 8 of such stages are
cascaded, determine the overall f2 , for such a configuration. [10+10]

7. (a) Discuss the effect of nonlinear region of iB -VBE characteristic of each transistor
used in complementary - symmetry class-B power amplifiers in detail.

1 of 2
Code No: C1EC01-C1405 07-06-N5-05

(b) The power amplifier supplies 4 watts for 8 ohms load. The zero-signal d.c.
Collector current is 35mA and it rises to 40mA when the signal is applied.
Determine the percent second harmonic distortion. [10+10]

8. (a) Explain the principle of stagger tuning technique of transformer - coupled


amplifier that is used to obtain band pass filter characteristic with pass band
of 10 KHZ with all necessary diagrams for illustration.
(b) Also mention the class of operation of the amplifier for limiting the amplitude
of gain to the desired level. [20]

?????

2 of 2
Code No: C1EC01-C1405 N5-05
I B.Tech.(CCC) Supplimentary Examinations, June 2008
ELECTRONIC CIRCUIT ANALYSIS AND DESIGN
(Electronics & Communication Engineering)
Time: 3 hours Max Marks: 100
Answer any FIVE Questions
All Questions carry equal marks
?????

1. (a) For a small signal JFET iD = f (VGS , VDS ). Obtain expressions for id and
hence define gm , rd and µ.
(b) From the definition of gm obtain expression for gm .
(c) For an n-channel silicon FET with a = 3×10−4 cm and ND = 1015 electrons/cm3 .
Find the pinch off voltage. [20]

2. (a) Discuss the phenomena of thermal runaway .


(b) What is meant by bias stabilization?
(c) Derive the expression for stability factors S.
(d) For the CC amplifier the transistor parameters are hic = 1500 hf e = −80
hoc = 2 × 10−5 mho hrc = 1 Calculate input impedance Zi, ,Voltage gain AV
and output impedance RO . [5+5+5+5]

3. (a) Show that for current series feedback amplifier input and output resistances
are increased by a factor (1+Aβ) with feedback.
(b) For the given circuit (as shown in figure3b), hf e =100, hie =1 K, hre =hoe =0.
Determine with Re =0. [10+10]
Vo Vs
i. Rf = Is
where Is = Rs
Vo
ii.Avf = Vs ,
iii. Rif.
0
iv. Rof

Figure 3b

1 of 3
Code No: C1EC01-C1405 N5-05
4. (a) Draw the circuit diagram of a RC phases shift oscillator using BJT. Derive
the expression for frequency of oscillators.
(b) Classify different type of oscillators based on frequency range.
(c) Why RC oscillators are not suitable for high frequency applications. [10+5+5]
5. (a) The h-parameters of CE- amplifier are hie = 1100Ω, hre = 2.5 x 10−4 , hf e =
50, hoe =24 µA/V and Rs = 1KΩ, RL = 10KΩ. Find out current and voltage
gains with and without source resistance, input and output impedances.
(b) Derive an expression for voltage gain of common drain amplifier circuit. [10+10]
6. (a) Explain about different methods of Inter stage coupling in amplifiers.
(b) Two transistor amplifier circuits are cascaded as shown in figure6b. The h-
parameter values are as given under. Determine the overall voltage gain Av.
[8+12]
hie =2.2k hf e =40 hre =5×10−4 hoe =25µ mho
hie =1.8k hf e =-50 hre =1 hoe =25µA/V

Figure 6b
7. (a) Explain about the power dissipation aspects and use of Heat sinks in power
amplifiers.
(b) A BJT is specified to have a maximum power dissipation PDO of 2w at 250 C.
The maximum junction temperature is 1500 C. Find:
i. Thermal Resistance θJA .
ii. Maximum power that can be dissipated at 500 C.
iii. The junction temperature, if the device is operating at 250 C and is dissi-
pating 1 W. [10+10]
8. (a) Explain the principle of stabilizing the double-tuned transformer coupled am-
plifier response against the internal feedback
(b) Tuned amplifier has an internal feedback capacitance of 10 Pf, which has to be
neutralized. It operates at 10MHz and the output transformer is connected
with a tapped primary at Na : Nb =1:4. Its primary inductance is 5 µH. If,
Hazeltine neutralization is to be used, calculate the size of the neutralizing
capacitor needed. Draw the Hazeltine neutralization circuit also. [10+10]

2 of 3
Code No: C1EC01-C1405 N5-05
?????

3 of 3
Code No: C1EC01-C1405 N5/05
I B.Tech (CCC) Regular Examinations, December 2007
ELECTRONIC CIRCUIT ANALYSIS AND DESIGN
(Electronics & Communication Engineering)
Time: 3 hours Max Marks:100
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆

1. (a) Describe the two types of breakdowns in a transistor.


(b) Why does the CE configuration provide large current amplification while CB
does not?
(c) Why is the base of a transistor made thin and is lightly doped? [8+6+6]

2. (a) Draw the circuit diagram of fixed bias circuit in CE configuration and obtain
the expression for IB . Why the circuit is not suitable if the β of the transistor
is changed.
(b) How to obtain bias stability in CE configuration circuit.
(c) Briefly explain about thermal stability. [10+5+5]

3. (a) Briefly discuss about the effect of feedback on amplifier Bandwidth.


(b) Draw the frequency response of an amplifier with and without feedback and
show the bandwidth for each case and how these two curves are related to
gain bandwidth product.
(c) We have an amplifier of 60db gain. It has an output impendence Zo = 10kΩ.
it is required to modify its output impendence to 500Ω by applying negative
feedback.Calculate the value of the feedback factor Also find the percentage
change in the over all gain, for 10% change in the gain of the internal amplifiers.
[6+7+7]

4. (a) Draw the circuit diagram of a RC phases shift oscillator using BJT. Derive
the expression for frequency of oscillators.
(b) Classify different type of oscillators based on frequency range.
(c) Why RC oscillators are not suitable for high frequency applications. [10+5+5]

5. (a) In the circuit given Figure1 input signal Vi impressed between gate and
ground, find the amplification Av=Vo /Vi . FET parameters are µ =30 and rd
=5k. Neglect capacitances.
(b) If Vi is impressed in series with 40k resistor (instead of from gate to ground),
find Av =Vo /Vi . [10+10]

6. (a) The gain of an RC coupled 2 stage FET amplifier falls by 90% of the midband
value at 400 kHz. If gm of each FET is 10 m A/V, and total output capacitance
for each stage is 20 pF. Calculate the RL required and the midband gain of
each stage

1 of 2
Code No: C1EC01-C1405 N5/05

Figure 1:

(b) Write a short note on Bandwidth of amplifiers. [12+8]

7. (a) Explain why a power amplifier is known as large signal amplifier?


(b) Explain the following terms in connection with power amplifier
i. Collector circuit efficiency.
ii. Collector dissipation rating.
iii. Class A, Class B and Class C operation . [6+14]

8. (a) What is a tuned amplifier and how do you classify tuned amplifier.Briefly
explain.
(b) Briefly explain the capacitance coupled single tuned amplifier with its equiv-
alent circuit. [10+10]

⋆⋆⋆⋆⋆

2 of 2
Code No: C1EC01-C1405 NR
I B.Tech(CCC) Supplementary Examinations, May/Jun2007
ELECTRONIC CIRCUIT ANALYSIS AND DESIGN
(Electronics & Communication Engineering)
Time: 3 hours Max Marks:100
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆

1. (a) Compare CB, CE, CC configurations with respect to current gain, voltage
gain, input resistance and output resistance.
(b) Explain what is meant by early effect in the case of transistor and what are
its consequences? [12+8]

2. (a) Compare common collector and common emitter configuration with regards
to RI , Ro , AI , AV .
(b) Draw the circuit diagram of CC amplifier using hybrid parameters and derive
expressions for AI , AV , Ri , Ro . [8+12]

3. (a) What are the different types of feedback amplifier? Give their equivalent
circuits.
(b) Draw the circuit for current shunt amplifier and justify the type of feedback.
Derive the expression for Av , β, Ri and Ro for the circuit. [6+14]

4. (a) Draw the circuit diagram of a RC phases shift oscillator using BJT. Derive
the expression for frequency of oscillators.
(b) Classify different type of oscillators based on frequency range.
(c) Why RC oscillators are not suitable for high frequency applications. [10+5+5]

5. (a) The CB amplifier circuit is shown in figure1.

Figure 1:

Derive the expression for Ai , Ri , AV and Ro.


(b) Calculate Ai, Ri ,Av and Ro for the above CB amplifier, with RL =5k, RS =500
ohms, hf e =50, hie =1k, hoe = 50k, RE = 10k and Re = 10k [10+10]

1 of 2
Code No: C1EC01-C1405 NR
6. (a) The gain of an RC coupled 2 stage FET amplifier falls by 90% of the midband
value at 400 kHz. If gm of each FET is 10 m A/V, and total output capacitance
for each stage is 20 pF. Calculate the RL required and the midband gain of
each stage
(b) Write a short note on Bandwidth of amplifiers. [12+8]

7. (a) Derive the expression, with necessary diagrams, to calculate the total harmonic
distortion ‘D’ in power amplifiers using the five-point method of analysis.
(b) State the expression relating the total output power ‘P’; total harmonic distor-
tion ‘D’ and the fundamental power ‘P1 ’ in power amplifiers. If total distortion
in the amplifier is 9%; calculate its contribution to the total power .
(c) Discuss the effect of the increase in the order of harmonic frequency in power
amplifier stage used in an instrument for listening to music. [10+5+5]

8. (a) What are the uses of tuned RF amplifiers in radio receivers.


(b) Draw the circuit of a single tuned class-A amplifier and explain its working
with the help of its equivalent circuit. [8+12]

⋆⋆⋆⋆⋆

2 of 2
Code No: C1EC01-C1405 NR
I B.Tech (CCC) Regular Examinations, December 2006
ELECTRONIC CIRCUIT ANALYSIS AND DESIGN
(Electronics & Communication Engineering)
Time: 3 hours Max Marks:100
Answer any FIVE Questions
All Questions carry equal marks
?????

1. (a) Sketch the cross section of an NMOS enhancement transistor and briefly ex-
plain.
(b) What is the significance of the threshold voltage VT in
i. enhancement mode
ii. depletion mode MOSFETS.
(c) Define Rd , gm and µ of JFET. [7+6+7]

2. (a) Explain how the variation of transistor parameter, affect its frequency re-
sponse.Define α, β, cut of frequency.
(b) Explain what is meant by gain band width product.
(c) In CE configuration a BJT amplifier has the following parameters RC =
10KΩ, Re = 2KΩ, hie = 2KΩ, hf e = 60, hoe = 10µmho hre = 1 × 10−4
Assume the reactance of Ce is very very low and acts as a short circuit for ac
components. Find current gain AI , Voltage gain Ar , input resistance Ri .
[7+6+7]

3. (a) Explain the concept of feedback as applied to electronic amplifier circuits.


What are the advantages and disadvantages of positive and negative feedback?
(b) With the help of general block diagram explain the term feedback.
(c) Define the following terms in connection with feedback. [7+6+7]
i. Return difference feedback.
ii. Closed loop voltage gain.
iii. Open loop voltage gain.

4. (a) Derive an expression for frequency of oscillation of transistorized Colpitts os-


cillator.
(b) A quartz crystal has the following constants. L=50mH, C1 =0.02PF, R=500Ω
and C2 =12PF. Find the values of series and parallel resonant frequencies. If
the external capacitance across the crystal changes from 5PF to 6PF, find the
change in frequency of oscillations. [10+10]

5. (a) The h-parameters of a transistor amplifier shown in figure1. below are hie =
1.1 KΩ, hre = 2.5 x 10−4 , hf e = 50, hoe = 24 µA/V. Calculate AI , AV , AV S ,
Ro , and Ri
(b) Give the analysis of 1-stage transistor amplifier circuit. [10+10]

1 of 3
Code No: C1EC01-C1405 NR

Figure 1:

6. (a) Explain about different types of distortions that occur in amplifier circuits.
(b) When 2-stages of identical amplifiers are cascaded, obtain the expressions for
overall voltage gain, current gain and power gain. [8+12]
7. (a) Explain why a power amplifier is known as large signal amplifier?
(b) Explain the following terms in connection with power amplifier
i. Collector circuit efficiency.
ii. Collector dissipation rating.
iii. Class A, Class B and Class C operation . [6+14]
8. The schematic circuit diagram of a basic class-C tuned amplifier is shown in the
following figure2.

Figure 2:

(a) Explain the mechanism of dynamic d.c. bias to the transistor

(b) Draw the various signal waveforms in the stage.

(c) Explain how the conversion of d.c power to a.c signal power is much more
efficient in class-C operation than that in either class-A or class-B operation
of the amplifier [6+6+8]

2 of 3
Code No: C1EC01-C1405 NR
?????

3 of 3

You might also like