Professional Documents
Culture Documents
tw
PT2313L
DESCRIPTION
PT2313L is a four-channel digital control audio processor utilizing CMOS technology. Volume, Bass, Balance, Front/Rear Fader Processor, Selectable Input Gain are incorporated into a single chip having the highest performance and reliability with the least external components. All functions are programmable using the I2C Bus. PT2313L is housed in 20-pin or 28-pin DIP/SOP package. The 28-pin version provides additional Two Band Tone Control and Loudness Function and is pin-to-pin compatible with TDA7313. Pin assignments and application circuits are optimized for easy PCB layout and cost saving advantages.
FEATURES
CMOS Technology Least External Components Treble and Bass Control (available only in the 28-pin version) Loudness Function (available only in the 28-pin version) 3 Stereo Inputs with Selectable Input Gain Input/Output for External Noise Reduction System/Equalizer 4 Independent Speaker Controls for Fader and Balance Independent Mute Function Volume Control in 1.25 dB/step Low Distortion Low Noise and DC Stepping Controlled by I2C Bus Micro-Processor Interface Pin-to-Pin Compatible with TDA7313 (for 28-pin version)
APPLICATIONS
Car Stereo (Audio) Hi-Fi Audio System LCD Monitor
Note: Purchase of I2C Component of Princeton Technology Corporation (PTC) conveys a license under Philips I2C Patent. Right to use these components in any I2C System, provided that the system conforms to the I2C Standard Specification defined by Philips.
PT2313L V2.1
-1-
December, 2005
PT2313L
BLOCK DIAGRAM
BOUT_L LOUD_L BIN_L LOUT LIN TREB_L
Speaker ATT LIN1 LIN2 LIN3 LIN1 LIN2 LIN3 Input Selector & Gain Control Volume & Loudness Bass Treble LFOUT RB Mute Speaker ATT LROUT Mute Serial Bus Decoder & Latches CLK DATA DGND Volume & Loudness Speaker ATT RFOUT Mute RB Speaker ATT RROUT Mute
Bass
Treble
Supply
AGND
VDD
REF
ROUT
RIN
BOUT_R
BIN_R
Note: PT2313L (20-pin version) does not provide LOUDNESS Function (LOUD_L/LOUD_R) and Tone Control (TREB_L/TREB_R, BIN_L/BIN_R, BOUT_L/BOUT_R).
PT2313L V2.1
LOUD_R
-2-
TREB_R
December, 2005
PT2313L
PIN CONFIGURATION
REF VDD AGND RIN ROUT RIN3 RIN2 RIN1 LIN3 LIN2 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 PT 2313L-20 15 14 13 12 11 CLK DATA DGND LFOUT RF OUT LROUT RROUT LOUT LIN LIN1 REF VDD AGND T REB_L T REB_R RIN ROUT LOUD_R RIN3 RIN2 RIN1 LOUD_L LIN3 LIN2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 CLK DATA DGND LFOUT RF OUT LROUT RROUT BOUT _R BIN_R BOUT _L BIN_L LOUT LIN LIN1
PT 2313L
PT2313L V2.1
-3-
December, 2005
PT2313L
PIN DESCRIPTION
Pin Name REF VDD AGND TREB_L TREB_R RIN ROUT LOUD_R RIN3 RIN2 RIN1 LOUD_L LIN3 LIN2 LIN1 LIN LOUT BIN_L BOUT_L BIN_R BOUT_R RROUT LROUT RFOUT LFOUT DGND DATA CLK I/O I I I O I I I I I I I I I O I O I O O O O O I I Description Analog reference voltage (1/2VDD) Supply input voltage Analog ground Left channel input for treble controller Right channel input for treble controller Audio processor right channel input Gain output and input selector for right channel Right channel loudness input Right channel input 3 Right channel input 2 Right channel input 1 Left channel loudness input Left channel input 3 Left channel input 2 Left channel input 1 Audio processor left channel input Gain output and input selector for left channel Left channel input for bass controller Left channel output for bass controller Right channel input for bass controller Right channel output for bass controller Right rear speaker output Left rear speaker output Right front speaker output Left front speaker output Digital ground Control data input Clock input for serial data transmission Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
PT2313L V2.1
-4-
December, 2005
PT2313L
DATA VALIDITY
A data on the DATA Line is considered valid and stable only when the CLK Signal is in HIGH State. The HIGH and LOW States of the DATA Line can only change when the CLK signal is LOW. Please refer to the figure below.
DATA
DATA START ST OP
PT2313L V2.1
-5-
December, 2005
PT2313L
BYTE FORMAT
Every byte transmitted to the DATA Line consists of 8 bits. Each byte must be followed by an Acknowledge Bit. The MSB is transmitted first.
ACKNOWLEDGE
During the Acknowledge Clock Pulse, the master (P) puts a resistive HIGH level on the DATA Line. The peripheral (audio processor) that acknowledges has to pull-down (LOW) the DATA line during the Acknowledge Clock Pulse so that the DATA Line is in a Stable Low State during this Clock Pulse. Please refer to the diagram below.
CLK 1 2 3 4 7 8 9
DATA
START
The audio processor that has been addressed has to generate an Acknowledge after receiving each byte, otherwise, the DATA Line will remain at the High Level during the ninth (9th) Clock Pulse. In this case, the master transmitter can generate the STOP Information in order to abort the transfer.
PT2313L V2.1
-6-
December, 2005
PT2313L
INTERFACE PROTOCOL
The interface protocol consists of the following: A Start bit A Chip Address Byte=88H ACK=Acknowledge bit A Data byte A Stop bit Please refer to the diagram below: PT2313L Address
MSB First Byte LSB MSB LSB MSB LSB
START
1 0 0 0 1 0 0 0 ACK
DATA
ACK
DATA
ACK
STOP
SOFTWARE SPECIFICATION
PT2313L Address PT2313L Address is shown below. 1 MSB 0 0 0 1 0 0 0 LSB
Data Bytes
MSB 0 1 1 1 1 0 0 0 0 1 1 0 0 1 1 1 B2 0 1 0 1 0 1 1 B1 B1 B1 B1 B1 G1 0 1 B0 B0 B0 B0 B0 G0 C3 C3 A2 A2 A2 A2 A2 S2 C2 C2 A1 A1 A1 A1 A1 S1 C1 C1 LSB A0 A0 A0 A0 A0 S0 C0 C0 FUNCTION Volume Control Speaker ATT LR Speaker ATT RR Speaker ATT LF Speaker ATT RF Audio Switch Bass Control * Treble Control *
where: Ax=1.25dB/steps; Bx=10dB/steps; Cx=2dB/steps; Gx=3.75dB/steps Note: *=Only the 28-pin version provides the Loudness and the Tone Control Functions
PT2313L V2.1
-7-
December, 2005
PT2313L
SDA/SCL
VOLUME
The table below gives a detailed description of the Volume Data Bytes. For example, a volume of -37.5 dB is given by 0 0 0 1 1 1 1 0. MSB 0 0 B2 B1 B0 A2 0 0 0 0 1 1 1 1 A2 A1 0 0 1 1 0 0 1 1 A1 LSB A0 0 1 0 1 0 1 0 1 A0 Function Volume 1.25dB/steps 0 -1.25 -2.5 -3.75 -5 -6.25 -7.5 -8.75 Volume 10dB/steps 0 -10 -20 -30 -40 -50 -60 -70
December, 2005
B2 0 0 0 0 1 1 1 1
B1 0 0 1 1 0 0 1 1
B0 0 1 0 1 0 1 0 1
PT2313L V2.1
-8-
PT2313L
SPEAKER ATTENUATORS
The table below gives a detailed description of the speaker attenuators data bytes. For example, an attenuation of 30dB on the Speaker lF (Right Front) is given by: 1 0 0 1 1 0 0 0. MSB 1 1 1 1 0 0 1 1 0 1 0 1 B1 B1 B1 B1 B0 B0 B0 B0 A2 A2 A2 A2 0 0 0 0 1 1 1 1 A1 A1 A1 A1 0 0 1 1 0 0 1 1 LSB A0 A0 A0 A0 0 1 0 1 0 1 0 1 Function Speaker LF Speaker RF Speaker LR Speaker RR 0 -1.25 -2.5 -3.75 -5 -6.25 -7.5 -8.75 0 -10 -20 -30 Mute
0 0 1 1 1
0 1 0 1 1
0 1 0 0 1 1 0 1 0 1
PT2313L
PT2313L V2.1
- 10 -
December, 2005
PT2313L
GIN AMUTE
PT2313L V2.1
- 11 -
December, 2005
PT2313L
ELECTRICAL CHARACTERISTICS
(Unless specified: Ta=25, Vc=9V, RL=100K, Rg=600, all controls flat (G=0), f=1KHz) Parameter Symbol Test Condition Min. Typ. Max. Supply Supply Voltage VDD 6 9 10 Supply Current Is 30 40 Input Selectors Input Resistance RII Input 1, 2, 3 35 50 70 Clipping Level VCL Av=-8.75 dB ; d=0.3% 2 2.5 Input Separation (2) SIN 80 100 Min. Input Gain GINmin -1 0 1 Max. Input Gain GINmax 11.25 Volume Control Control Range CRANGE 65 70 75 Min. Attenuation AVMIN -1 0 1 Max. Attenuation AVMAX 65 70 75 Step Resolution ASTEP 0.5 1.25 1.75 AV=0 to -20dB -1.25 1.25 Attenuation Set Error EA 0 AV=-20 to -60dB -3.0 2 Speaker Attenuators Control Range CRANGE 35 37.5 40 Step Resolution SSTEP 0.5 1.25 1.75 Attenuation Set Error EA 1.5 Output Mute Attenuation AMUTE 70 75 Bass Control (1) Control Range Gb Max. Boost/Cut 12 14 16 Step Resolution BSTEP 1 2 3 Internal Feedback RB 34 44 58 Resistance Treble Control (1) Control Range Gt Max. Boost/Cut 13 14 15 Step Resolution TSTEP 1 2 3 Audio Outputs Clipping Level VOCL AV=-8.75dB, d=0.3% 2 2.5 Output Resistance ROUT 40 45 DC Voltage Level VOUT 4.2 4.5 4.8 Unit V mA K Vrms dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB K dB dB Vrms V
PT2313L V2.1
- 12 -
December, 2005
PT2313L
Max. Unit dB dB dB dB 0.3 0.15 0.1 % % % dB V V A V
+5 0.4
Notes: 1. For the Bass and Treble Response, please, refer to the diagram below. The center frequency and quality of the resonance behavior can be selected by the external circuitry. A standard first order bass response can realized by a standard feedback network. 2. The selected input is grounded thru the 2.2F capacitor.
PT2313L V2.1
- 13 -
December, 2005
PT2313L
RESPONSE (dB)
FREQUENCY (HZ) Typical Tone Response (with the ext. Components indicated in the test circuit)
dB
PT2313L V2.1
- 14 -
December, 2005
PT2313L
OPEN
10n 100n
dB
56n 220n
33n
Shorted to VREF
Hz
PT2313L: C10, C11 vs Loudness Frequency Response (Volume=-40dB, all other controls are flat)
PT2313L V2.1
- 15 -
December, 2005
PT2313L
APPLICATION CIRCUIT
R2 5.6K C9 2.2
MCU
C14 100n 18
C15 100n 4
C17 2.7n
26
27
28
17 LOUT
DGND DATA CLK C6 2.2 R AM/FM Tuner C1 2.2 C5 2.2 R CD Player C2 2.2 C4 2.2 Tape C3 2.2 10 RIN2 14 LIN2 11 RIN1 15 LIN1
BOUT_L
BIN_L
PT2313L
LROUT 23 RROUT 22
C19 10 C20 10
R R
RIN3
C21 10 AGND 3 C7 22 REF 1 ROUT 7 RIN 6 C10 100n LOUD_R 8 C12 100n BOUT_R 21 C13 100n BIN_R TREB_R 20 C16 2.7n 5
13 LIN3 VDD 2
VDD
C8 2.2
R1 5.6K
Notes: 1. The Resistor (R) Range=2.0K to 3.6K 2. Resistor (R) Recommended Value=2.4K
PT2313L V2.1
- 16 -
December, 2005
PT2313L
ORDER INFORMATION
Valid Part Number PT2313L-D PT2313L PT2313L-20 PT2313L-D (L) PT2313L (L) PT2313L-20 (L) Package Type 28 Pins, DIP, 300mil 28 Pins, SOP, 300mil 20 Pins, SSOP, 150mil 28 Pins, DIP, 300mil 28 Pins, SOP, 300mil 20 Pins, SSOP, 150mil Top Code PT2313L-D PT2313L PT2313L-20 PT2313L-D PT2313L PT2313L-20
Notes: 1. (L), (C) or (S) = Lead Free. 2. The Lead Free mark is put in front of the date code.
PT2313L V2.1
- 17 -
December, 2005
PT2313L
PACKAGE INFORMATION
28 PINS, DIP, 300MIL
PT2313L V2.1
- 18 -
December, 2005
PT2313L
Notes: 1. All dimensions are in INCHES. 2. Dimensioning and tolerancing per ANSI Y14.5M-1982. 3. Dimension A, A1 and L are measured with the package seated in JEDEC Seating Plane Gauge GS-3. 4. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch. 5. E and eA measured with the leads constrained to be perpendicular to datum -C-. 6. eB and eC are measured at the lead tips with the leads constrained. 7. N is the number of terminal positions (N=28) 8. Pointed or rounded lead tips are preferred to ease insertion. 9. b2 and b3 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25mm). 10. This variation is a lead package. 11. Distance between leads including dambar protrusions to be 0.005 inch minimum. 12. Datum plane -H- coincident with the bottom of lead where lead exits body. 13. Refer to JEDEC MS-001 Variation BF. JEDEC is the registered trademark of JEDEC SOLID STATE TECHNOLOGY ASSOCIATION
PT2313L V2.1
- 19 -
December, 2005
PT2313L
Symbol A A1 B C D E e H h L
Min. Max 2.35 2.65 0.10 0.30 0.33 0.51 0.23 0.32 17.70 18.10 7.40 7.60 1.27 bsc 10.00 10.65 0.25 0.75 0.40 1.27 0 8
PT2313L V2.1
- 20 -
December, 2005
PT2313L
Notes: 1. Dimensioning and tolerancing per ANSI Y14.5-1982. 2. Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions and gate burrs shall not exceed 0.15mm (0.006 in) per side. 3. Dimension E does not include interlead flash or protrusions. Interlead flash and protrusion shall not exceed 0.15mm (0.016in) per side. 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area. 5. L is the length of terminal for soldering to a substrate. 6. N is the number of terminal positions (N=28). 7. The lead width B as measured 0.36mm (0.014in) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm (0.024 in). 8. Controlling dimension: MILLIMETER 9. Refer to JEDEC MS-013 Variation AE. JEDEC is the registered trademark of JEDEC SOLID STATE TECHNOLOGY ASSOCIATION
PT2313L V2.1
- 21 -
December, 2005
PT2313L
PT2313L V2.1
- 22 -
December, 2005
PT2313L
PT2313L V2.1
- 23 -
December, 2005
PT2313L
PT2313L V2.1
- 24 -
December, 2005
PT2313L
Notes: 1. Dimensioning and tolerancing per ANSI Y14.5M-1982. 2. Dimensions in inches (angles in degrees) 3. Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.006 per end. Dimension E1 does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.006 per side. D1 and E1 dimensions are determined at dutum H. 4. The package top may be smaller than the package bottom. Dimensions D and E1 are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic. 5. Datums A and B to be determined at datum H. 6. N is the maximum number of terminal position. (N=20) 7. The dimensions apply to the flat section of the lead between 0.004 to 0.010 inches from the lead tip. 8. Dimension b does not include dambar protrusion. Allowable dambar protrusion shall be 0.004 total in excess of b dimension at maximum material condition. The dambar can not be located on the lower radius of the foot. 9. Refer to JEDEC MO-137 variation AD. JEDEC is the registered trademark of JEDEC SOLID STATE TECHNOLOGY ASSOCIATION
PT2313L V2.1
- 25 -
December, 2005