You are on page 1of 64

Chng I: gii thiu v plc 1. PLC l g ?

PLC l t vit tt ca t ting anh Programmable Logic Controller: B iu khin c kh nng lp trnh c. Thc t trong sn xut PLC l mt my tnh cng nghip c gn ti ch vi dy truyn cng ngh. Trc y, ta thng quen vi cc mch iu khin s dng cc phn t logic c sn nh cc rle, cc linh kin in t ... Thng qua vic b tr v lin kt cc phn t ny vi nhau ta c th m phng c mt chng trnh iu khin. Ngy nay b iu khin lp trnh c PLC tr nn ht sc ph bin trn cc thit b, cc h thng t ng ho trn ton th gii. Kt hp vi k thut vi x l tin tin, k thut phn mm hon ho, PLC c nhiu tnh nng u vit cho php gii quyt mi nhim v t n gin n phc tp. 2. Cu to: PLC thc cht cng l mt b vi x l, tuy nhin n c nhng u im ni bt m cc h vi x l khc khng c. Nhng u im ny ta s xt n sau, trc tin ta i vo xem xt cu trc ca n. PLC gm cc b phn sau: 2.1. H iu hnh: Cha cc chng trnh h thng dng xc nh cch thc thc hin chng trnh ca ngi s dng, qun l cc u vo ra phn chia b nh RAM trong v qun l d liu. 2.2. B nh chng trnh: Lu gi chng trnh iu khin PLC khi PLC hot ng n s c v thc hin chng trnh c ghi trong b nh ny. B nh chng trnh l mt vng ca b nh RAM ca CPU.
1

2.3. Bng cc u vo - ra ( PII v PIQ ): Vng m cho cc u vo v ra. Cc bng ny l mt vng trn RAM trong.

programmer

sensor

in put

CPU rom ram

outp ut

actuato

2.4. Cng giao tip: Cng giao tip ca PLC dng phng php truyn thng ni tip. Qua cng ny PLC c th ni vi my lp trnh PG, cc bng iu khin OP v ni vi cc PLC khc. 2.5. B m thi gian, b m c: Trong CPU c nhng b m thi gian ( Timers ), cc b m c ( Connters ) v c ( Flags ) m chng trnh c th s dng. Chng trnh c th t, xo, khi pht cng nh dng cc b m, b m thi gian. Cc gi tr m, gi tr thi gian c lu gi trn mt vng dnh ring ca RAM trong. C l cc nh c bit trn RAM trong, ni lu gi cc kt qu trung gian trong qu trnh x l chng trnh.
2

Nu c pin nui, mt s c, b m trong b nh RAM vn c lu gi khi PLC mt ngun cung cp. Nhng c v b m ny c gi l c v b m duy tr. 2.6. Khi s hc: Khi s hc cha hai thanh ghi tch lu ACCU1 v ACCU2. Cc thanh ghi ny c th x l cc php ton theo byte hoc t.

Np thng tin t PII vo

X l thng tin trong ACCU1 v ACCU2

truyn thng ti PIQ

hot ng ca khi s hc

Thanh ghi tch lu l thanh ghi 16 bit ( 1 t ) c chia thnh byte thp v byte cao. 2.7. B vi s l: B vi x l gi cc lnh trong b nh chng trnh trn RAM ra thc hin mt cch tun t. Theo chng trnh n x l cc thng tin c ly ra t bng PII v chuyn kt qu x l sang bng PIQ. 2.8. Bus vo ra: Trong PLC cc s liu c trao i gia b vi x l v cc module vo ra thng qua bus vo ra ngoi. Mt bus gm nhiu ng tn hiu song song v c ni vi nhiu b phn khc nhau. H thng Bus c chia lm 3 loi: Bus a ch, bus s liu v bus iu khin. 3. nguyn l hot ng:
3

PLC hot ng theo chu k gm 3 bc sau: 3.1. Bc 1: PLC nhn cc trng thi u vo t cc sensors v a vo bng trng thi tn hiu u vo PII. 3.2. Bc 2: Thc hin chng trnh iu khin, x l cc s liu ly t bng trng thi u vo v ghi kt qu vo bng trng thi u ra PIQ. 3.3. Bc 3: Gi cc kt qu bng trng thi u ra PIQ ra cc u ra chp hnh tng ng. Sau PLC t ng quay li thc hin chng trnh t u, lp li cc bc trn. 4. u im ca PLC: Trong iu khin c 2 loi mch iu khin: 4.1. Mch lin kt cng: Cc linh kin c ni cng vi nhau, khi cha xc nh c nhim v ca tng linh kin hoc yu cu iu khin c th th khng th thit lp c mch iu khin. Ngoi ra, khi mun m rng chc nng, nhim v iu khin hoc xc nh sai st cng nh sa cha rt kh khn, nht l khi h thng ang lm vic. 4.2. PLC - B iu khin lp trnh c: Trong PLC cc phn t logic c bn c nh ngha sn, mi lin kt gia cc phn t iu khin c m t bng chng trnh. Cc b cm bin, cc u ra thit b chp hnh u c ni trc tip vi PLC. Chng trnh l b phn giao tip gia ngi lp trnh v PLC, chng trnh nh ngha cc phng thc hot ng ca PLC theo yu cu ca ngi lp trnh. Khi mun m rng chc nng iu khin hay khc phc s c ... th
4

ta ch cn thay i chng trnh m khng cn mt s can thip no mang tnh cht vt l. Nh vy b iu khin lp trnh PLC c tnh nng mm do trong iu khin.

chng II: Biu din tn hiu s I. Tn hiu s l g ? Tn hiu c hiu l hm theo thi gian u(t) c gi tr thc, mang thng tin v c truyn ti bi cc i lng vt l. Tn hiu c gi l lin tc nu u(t) l hm lin tc. B iu khin s l mt b iu khin khng lm vic vi tn hiu lin tc. Dng tn hiu thch ng cho b iu khin l dy cc gi tr {uk}, uk = u(kTa), trong Ta l khong thi gian trch mu. Bi vy trong iu khin s ngi ta cn phi ri rc ho u(t) thnh {uk}. Qu trnh ri rc ho min xc nh ca u(t)
5

c c dy m c {uk} gi l lng t ho tn hiu theo thi gian. Vic lng t ho tn hiu theo thi gian l cn thit, nhng cha v b iu khin s cng khng th bao qut c tt c cc gi tr uk trong khong - < uk < +, v d n khng lm vic vi s v t. Thng thng b iu khin s ch chp nhn tp hp m c cc gi tr uk . Vic thay tp khng m c cc gi tr ca uk bng tp m c cc gi tr uk gi l qu trnh ri rc ho min gi tr ca u(t) . Tn hiu u(t) m min xc nh v min gi tr l nhng tp m c gi l tn hiu s. Nh vy, gi tr uk ca tn hiu s l mt gi tr gn ng c chn lm i din cho tt c cc gi tr ca u(t) trong c hai ln cn t = kTa v uk = u(kTa). Bi vy, khng mt tnh tng qut, ngi ta c th quy i xem uk nh l mt s nguyn. Chng hn, nu ln cn ca uk = u(kTa) l cc s thc c cng 3 s sau du phy vi n th sau khi nhn uk vi 103 ta s c mt s nguyn ( cch biu din du phy tnh ).

II. Biu din s nguyn dng: 1. Biu din trong h c s 10: Mt s nguyn dng uk bt k, trong h c s 10 bao gi cng c biu din y bng cc con s nguyn t 0 n 9.
6

V d uk = 259 c biu din nh 3 con s 2, 5, 9 v cch biu din c hiu l: uk = 2.102 + 5.101 + 9.100. Mt cch tng qut, khi biu din trong h c s 10, uk c dng: uk = an.10n + an-1.10n-1 + ... + a1.101 + a0.100. vi 0 ai 9. Nh vy vic biu din uk trong h c s 10 l s bin i uk thnh tp hu hn n+1 s. S nguyn ai , i = 0, 1, ... , n tho mn 0 ai 9. Ni cch khc l nh x.
a0 . uk . . an

S cc gi tr m ai c c do h c s biu din uk quyt nh. Trong trng hp ny uk c biu din trong h c s 10 nn ai s c 10 gi tr. 2. Biu din trong h c s 2: Cch biu din uk trong h c s 10 cha ph hp vi nguyn

a0 . tc mch in ca b iu khin v vector nh a = . ca uk . an

c cc phn t a tr 0 ai 9. chuyn vector nh a thnh cc phn t hai tr, ta bin i v dng sau:
7

uk = xn.2n + xn-1.2n-1 + ... + x1.21 + x0.20 vi xi { 0, 1 }. Vi vic thay i ny, cc tham s xi, i = 0, 1, ..., n s tr thnh nhng i lng 2 tr 0 hoc 1 v bin thnh nh x uk x

x0 . = . c xi l cc bin hai tr. . xn

Nu s dng k hiu vector hng cho nh x theo cu trc: x uk n xn1

...

x1

x0

Ta s i n dng biu din thng dng bng mch in cho tn hiu s. Mi vung trong cch biu din trn gi l mt bt v mi bt l mt bin hai tr. S cc bt ca vector x quyt nh min gi tr cho uk. Vi n+1 bt th min gi tr ca uk s l tp cc s nguyn dng trong khong 0 uk 2n+1- 1. Mt dy 8 bt c gi l mt byte. Hai bytes gi l mt t ( word ) v hai t gi l t kp ( double word ). Trong k thut PLC ni ring v iu khin s ni chung ngi ta thng biu din uk bng mt byte, mt t hoc bng mt t kp.
0 1 Biu din uk = 205 thnh mt byte gm18 bt 0

1 1 0 1

0 Mt t gm hai byte 0

1 1 0

1 1 0 1

Cch biu din trong h c s 2 nh vy khng nh hng ti thi quen tnh ton ca ta trong h thp phn nh cng, tr. Tuy nhin vn phi rng do xi ch bng 0 hoc 1 nn khi cng c tng ln hn 1 th ta phi vit xi = 0 v nh 1 sang hng sau.

V d khi thc hin 53 + 27 trong h c s 2 ta c: 53 = + 27 = Nh Tng: 80 = 0 1 0 0 0 0 1 1 1 1 1 0 0 1 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1

3. M hexadecimal ca s nguyn dng: Ging nh cng thc v cch biu din uk theo h c s 2 v 10, trong h c s 16 (M hexadecimal ), s nguyn dng uk c dng: uk = hn.16n + hn-1.16n-1 + ... + h1.161 + h0.160 , vi 0 hi 15 v tham s hi , i = 0, 1, ..., n l nhng bin bin 16 tr. Cc tr s ca hi c k hiu l: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F. Trong cc k t khi chuyn sang h thp phn s tng ng vi: A = 10; B = 11; C = 12; D = 13; E = 14; F = 15. b iu khin s hiu c dng biu din ca uk, ngi ta chuyn cc tham s hi, i = 0, 1, ..., n sang h c s 2. Do mi tham s c 16 gi tr nn ngi ta cng ch cn 4 bt l biu din chng. Mt mng 4 bt c tn gi l mt nipple.
9

V d: S nguyn dng uk = 7723 trong h c s 10, khi chuyn sang h c s 16 s l 1E2B v: 7723 = 1. 163 + 14. 162 + 2. 16 + 11. E B

V do dng hexadecimal ca n s nh sau: Dng hexadecimal ca s nguyn 7723:


0 0 0 1 1 1 1 0 0 0 1 0 1 0 1 1

4. M BCD ca s nguyn dng: Ta bit m hexadecimal l kiu s dng bin hai tr th hin cc ch s hi, i = 0, 1, ..., n khi uk c biu din trong h c s 16. Hon ton tng t, m BCD l dng dng bin hai tr th hin nhng ch s 0 ai 9, i = 0, 1, ..., n khi biu din uk trong h c s 10 theo cng thc: uk = an.10n + an-1.10n-1 + ... + a1.101 +a0.100. V d: uk = 259 c biu din nh 3 con s 2, 5 v 9 v do m BCD ca n c dng nh sau:
0 m BCD ca s nguyn 259:0 1 0 0 1 0 1 1 0 0 1

1 IIi. Biu din s nguyn c du:

10

Nh vy qua mc trn ta c cc kiu biu din khc nhau cho mt s nguyn dng uk. i vi s nguyn ( m hoc dng ) uk, do cn phi biu din du. sgn(uk) = 0 nu uk 0

Di dng mt bin hai tr ta phi c thm mt bt. Bt du ny c quy nh l bt u tin trong mng bt s dng biu din uk. Ni cch khc l trong mng bt dnh cho vic biu din s nguyn uk gi y phi bt i mt bt cho du sgn(uk). V d biu din uk trong h c s 2 bng dy 8 bt ( 1 byte ) ta s c:
0 1

0 uk 127

-127 uk -1

Vn biu din 0 uk 127 khng c g khc nhng g trnh by ti mc trc v lc ny uk l mt s nguyn dng. Ring vic biu din uk khi -127 uk -1 c hi khc, n khng n thun l biu din u k v nu nh vy quy lut:
u k > ul - u k < - ul

s khng c tho mn. Ngi ta o li th t biu din u k 1 0 0 0 0 0 0 0 c th c 127 1 0 0 0 0 0 0 1 uk = 0 - u k 126 1 0 0 0 0 0 vic Trong125 cc bits dnh cho 1 0 biu din v iu ny dy . dn ti:
. .

-2 -1

1 1

1 1

1 1

1 1

1 1

11 1 1 1 1

0 1

Cng thc o li th t biu din ca s nguyn m cng d nh theo quy tc b loi 2 gm cc bc nh sau:
a) Biu din u k trong h c s 2 thnh cc bt xk, k = 1, 2, ..., n. b) o gi tr tng bt xk, k = 1, 2, ..., xk thnh n

( hay cn gi

b loi 1 ). c) Cng thm 1. V d biu din uk = -19 trong h c s 2 vi di 8 bt, ta thc hin ln lt 3 bc trn s c. -19 o li cc gi tr bt ( b loi 1 ) Cng thm 1 v c -19 IV. S thc du phy ng: Khc vi vic biu din s nguyn l kch thc mng bits c th l 16 hoc 32, mt s thc du phy ng bao gi cng c biu din thnh 32 bits ( mt t kp ). Dng cu trc du phy ng ca mt s thc uk nh sau: 2 3 2 3 0 3 1 2 0 3 e(8bits) f(23bt) s
12 0 1 1 0 1 1 0 1 1 1 0 0 0 1 1 0 1 1 1 0 0 1 0 1

Trong :
a) s l bt du. b) e l ch s m gm 8 bits ( exponent). c) f l phn h s ( mantissa ) gm 23 bits vi cu trc:

2 2 b
0

2 1 b
1

1 ...

0 b2
2

V f = b02-1 + b12-2 + ... + b222-23 S thc uk c tnh nh sau: - Nu 0 < e < 255 th uk = (-1)s 2e-127(1+f). - Nu e = 0 v f 0 th uk = (-1)s 2-126 f. - Nu e = 0 v f = 0 th uk = 0. - Nu e = 255 v f = 0 th uk = (-1)s . - Cc trng hp khc c xem khng phi l s thc ( NaN ). V d dng du phy ng ca s thc uk = 3,141592979431 l: 2 3 3 3 1 0 1 0 0 0 0 03 0 0 0
e = 27 = 128

22 0 3 1 0 0 1 0 0 1 0 0 0 0 1 1 1 1 1 1 0 1 1 1 0 0
f = 2-1+ 2-4+ 2-7+ 2-12+ 2-13+ 2-14+ 2-15+ 2-16+ 2-17+ 13 2-19+ 2-20+ 2-21 = 0,5707964897156

uk = (-1)s2e-127(1+f) = 2.1,5707964897156. = 3,141592979431.

chng III: Thit b iu khin logic kh trnh: Thit b iu khin logic kh trnh ( Programmable Logic Control ), Vit tt thnh PLC, l loi thit b cho php thc hin linh hot cc thut ton iu khin s thng qua mt ngn ng lp trnh, thay cho vic phi th hin thut ton bng mch s. Nh vy, vi chng trnh iu khin trong mnh, PLC tr
14

thnh mt b iu khin s nh gn, d thay i thut ton v c bit d trao i thng tin vi mi trng xung quanh ( vi PLC khc hoc vi my tnh ). Ton b chng trnh iu khin c lu nh trong b nh PLC di dng cc khi chng trnh ( khi OB, FC hoc FB ) v c thc hin lp theo chu k ca vng qut ( scan ).

B nh chng trnh B m vo/ ra Khi vi s l trung tm + H iu hnh Timer B m Bit c Bus ca PLC Qun l ghp ni

Cng vo ra onboard Cng ngt v m tc cao

c th thc hin c mt chng trnh iu khin, tt nhin PLC phi c tnh nng nh mt my tnh, ngha l phi c mt b vi s l ( CPU ), mt h iu hnh, b nh lu chng trnh iu khin, d liu v tt nhin phi c cc cng vo/ ra giao tip c vi i tng iu khin v trao i thng tin vi mi trng xung quanh. Bn cnh , nhm phc v bi ton iu khin s, PLC cn cn phi c thm cc khi chc nng c bit nh b nh m ( Countrer , b nh thi gian ( Time )... v nhng khi hm chuyn dng.
15

I. Cc module ca PLC S7 - 300: Thng thng, c tnh mm do trong ng dng thc t m phn ln cc i tng iu khin c s tn hiu u vo, u ra cng nh chng loi tn hiu vo/ ra khc nhau m cc b iu khin PLC c thit k khng b cng ho v cu hnh. Chng c chia nh thnh cc module. S cc module c s dng nhiu hay t tu theo tng bi ton, song ti thiu bao gi cng phi c mt module chnh l module CPU. Cc module cn li l nhng module nhn/ truyn tn hiu vi i tng iu khin, cc module chc nng chuyn dng nh PID, iu khin ng c ... Chng c gi chung l module m rng. Tt c cc module c g trn nhng thay ray ( Rack ).
Cc module m rng Gi (Rack) Module CPU

My tnh

Cng ni tip RS485 Mt thit b PLC Simatic S7-300 thng bao gm nhiu module. Chng trnh iu khin c vit trn my tnh nh phn mm Step 7, sau truyn cho PLC qua cng nghp ni RS485 ca module CPU.

16

1. Module CPU: Module CPU l loi module c cha b vi x l, h iu hnh, b nh, cc b phn thi gian, b m, cng truyn thng ( RS485 ) ... v c th cn c mt vi cng vo/ ra s. Cc cng vo/ ra s c trn module CPU c gi l cng vo/ ra onboard. Trong h PLC S7 - 300 c nhiu loi module CPU khc nhau. Ni chung chng c t tn theo b vi x l c trong n nh module CPU312, module CPU314, module CPU315 ... Nhng module cng s dng mt loi b vi x l, nhng khc nhau v cng vo/ ra onboad cng nh cc khi hm c bit c tch hp sn trong th vin ca h iu hnh phc v vic s dng cc cng vo/ ra onboad ny s c phn bit vi nhau trong tn gi bng thm cm ch ci IFM ( Vit tt ca Intergrated Function Module ) . V d module CPU312 IFM, module CPU314 IFM ... Ngoi ra cn c cc loi module CPU vi hai cng truyn thng, trong cng truyn thng th hai c chc nng chnh l phc v vic ni mng phn tn. Tt nhin km theo cng truyn thng th hai ny l nhng phn mm tin dng thch hp cng c ci t sn trong h iu hnh. Cc loi module CPU c phn bit vi nhng module CPU khc bng thm cm t DP ( Distributed Port ) trong tn gi. V d module CPU315 - DP. 2. Module m rng: Cc module m rng chia lm 5 loi chnh: 2.1. PS ( Power Supply ): Module ngun nui. C 3 loi 2A, 5A, 10A. 2.2. SM ( Signal Module ): Module m rng cng tn hiu vo/ ra, bao gm:
17

2.2.1.DI ( Digital Input ): Module m rng cc cng vo s. S cc cng vo s m rng c th l 8, 16 hoc 32 tu thuc vo tng loi module. 2.2.2.DO (Digital Output ): Module m rng cc cng ra s. S cc cng ra s m rng c th l 8, 16 hoc 32 tu thuc vo tng loi module. 2.2.3.DI/DO ( Digital Input/ Digital Output ): Module m rng cc cng vo/ ra s. S cc cng vo/ ra s m rng c th l 8 vo/8 ra hoc 16 vo/16 ra tu thuc vo tng loi module. 2.2.4.AI ( Analog Input ): Module m rng cc cng vo tng t. V bn cht chng chnh l nhng b chuyn i tng t s 12 bits ( AD ), tc l mi tn hiu tng t c chuyn thnh mt tn hiu s ( nguyn ) c di 12 bits. S cc cng vo tng t c th l 2, 4 hoc 8 tu tng loi module. 2.2.5.AO (Analog Output ): Module m rng cc cng ra tng t. Chng chnh l nhng b chuyn i s tng t ( DA ). S cc cng ra tng t c th l 2, 4 tu tng loi module. 2.2.6.AI/AO (Analog Input/ Analog Output ): Module m rng cc cng vo/ ra tng t. S cc cng ra tng t c th l 4 vo/2ra hoc 4 vo/ 4 ra tu tng loi module. 2.3. IM ( Interface Module ): Module ghp ni. y l loi module chuyn dng c nhim v ni tng nhm cc module m rng li vi nhau thnh mt khi v c qun l chung bi mt module CPU. Thng thng cc module m rng c g lin vi nhau trn mt thanh gi l rack. Trn mi mt rack ch c th g c nhiu nht 8 module m rng ( khng k module CPU, module ngun nui ). Mt module CPU S7 - 300 c
18

th lm vic trc tip c nhiu nht 4 racks v cc racks ny phi c ni vi nhau bng module IM. 2.4. FM ( Function Module ): Module c chc nng iu khin ring. V d nh module iu khin ng c bc, module iu khin ng c servo, module PID, module iu khin vng kn ... 2.5. CP ( Communication Module ): Module phc v truyn thng trong mng gia cc PLC vi nhau hoc gia PLC vi my tnh.
Ngun CPU FM IM SM SM SM SM SM CP FM

Slot 1 2 3 4 5 6 9 10 11 Cu hnh mt thanh rack ca trm PLC S7-300

II. Kiu d liu v phn chia b nh: 1. Kiu d liu: Mt chng trnh ng dng trong S7 - 300 c th s dng cc kiu d liu sau: 1.1.BOOL: vi dung lng mt bit v c gi tr l 0 hoc 1 ( ng hoc sai ). y l kiu d liu cho hai bin tr. 1.2.BYTE: gm 8 bits, thng c dng biu din mt s nguyn dng trong khong t 0 n 255 hoc m ASCII ca mtj k t. V d: L B#16#14 // Np s nguyn 14 vit theo h c s 16 di 1 byte vo ACCU1.
19

1.3.WORD: Gm 2 bytes, biu din mt s nguyn dng t 0 n 65535. V d: L 930. L W#16#3A2. 1.4.INT: Cng c dung lng l 2 bytes, dng biu din mt s nguyn trong khong - 32768 32767. V d: L 930. L W#16#3A2. 1.5.DINT: Gm 4 bytes, dng biu din mt s nguyn t -2147483648 n 2147483647. V d: L L#930 L DW#16#3A2. 1.6.REAL: Gm 4 bytes, dng biu din mt s thc du phy ng. V d: L 1.234567e+13 L 930.0 1.7.S5T ( hay S5TIME ): Khong thi gian, c tnh theo gi/ pht/ giy/ minigiy. V d: L S5T#2h_1m_0s_5ms. L lnh to khong thi gian l 2 ting mt pht v 5 mini giy. 1.8.TOD: Biu din gi tr thi gian tnh theo gi/ pht/ giy. V d: L TOD#5: 45: 00 L lnh khai bo gi tr thi gian trong ngy 5 gi 45 pht. 1.9.DATE: Biu din gi tr thi gian tnh theo nm/ thng/ ngy. V d:
20

L DATE#1999 - 12 - 8 l lnh khai bo ngy mng 8 thng 12 nm 1999. 1.10.CHAR: Biu din mt hoc nhiu k t ( nhiu nht l 4 k t ). V d: L ' ABCD '. L 'E' 2. Cu trc b nh ca CPU: B nh ca S7 - 300 c chia lm 3 vng chnh: 2.1.Vng cha chng trnh ng dng. Vng nh chng trnh c chia lm 3 min: 2.1.1.OB ( Organisation Block ): Min cha chng trnh t chc. 2.1.2.FC ( Function ): Min cha chng trnh con c t chc thnh hm c bin hnh thc trao i d liu vi chng trnh gi n. 2.1.3.FB ( Function Block ): Min cha chng trnh con, c t chc thnh hm v c kh nng trao i d liu vi bt c mt khi chng trnh no khc. Cc d liu ny phi c xy thnh mt khi d liu ring ( gi l DB - Data block ). 2.1.4.Vng cha tham s ca h iu hnh v chng trnh ng dng , c phn chia thnh 7 min khc nhau ,bao gm : 2.1.4.1. I ( Process image input ): Min b m cc d liu cng vo s . Trc khi bt u thc hin chng trnh , PLC s c gi tr logic ca tt c cng u vo v ct gi chng trong vng nh I . Thng thng chng trnh ng dng khng c trc tip trng thi logic ca cng vo s m ch ly d liu ca cng vo t b m I.
21

2.1.4.2.Q ( Process image output ): Min b m cc d liu cng ra s. Kt thc giai on thc hin chng trnh, PLC s chuyn gi tr logic ca b m Q ti cc cng ra s. Thng thng chng trnh khng trc tip gn gi tr ti tn cng ra m ch chuyn chng vo b m Q. 2.1.4.3.M: Min cc bin c. Chng trnh ng dng s dng vng nh ny lu gi cc tham s cn thit v c th truy cp n theo bit ( M ), byte ( MB ), t ( MW ) hay t kp ( MD ). 2.1.4.4.T: Min nh phc v b thi gian ( Time ): Bao gm vic lu gi gi tr thi gian t trc ( PV - Preset value ), gi tr m thi gian tc thi ( CV - Current value ) cng nh gi tr logic u ra ca b thi gian. 2.1.4.5.C: Min nh phc v b m ( Counter ): Bao gm vic lu gi gi tr t trc ( PV - Preset value ), gi tr m tc thi ( CV - Current value ) v gi tr logic u ra ca b m. 2.1.4.6.PI: Min a ch cng vo ca cc module tng t ( I/O external input ). Cc gi tr tng t ti cng vo ca module tng t s c module c v chuyn t ng theo nhng a ch. Chng trnh ng dng c th truy nhp min nh PI theo tng byte ( PIB ), tng t ( PIW ) hoc theo tng t kp ( PID ). 2.1.4.7.PQ: Min a ch cng ra cho cc module tng t ( I/O external output ). Cc gi tr theo nhng a ch ny s c module tng t chuyn ra cc cng ra tng t. Chng trnh ng dng c th
22

truy nhp min nh PQ theo tng byte ( PQB ), tng t ( PQW ) hoc theo t kp ( PQD ). 2.3.Vng cha cc khi d liu, c chia lm 2 loi: 2.3.1.DB ( Data block ): Min cha cc d liu c t chc thnh khi. Kch thc cng nh s lng do ngi s dng quy nh, ph hp vi tng bi ton iu khin. Chng trnh c th truy nhp min ny theo tng bit ( DBX ), byte ( DBB ), t ( DBW ) hoc t kp ( DBD ). 2.3.2.L ( Local data block ): Min d liu a phng. c cc khi chng trnh OB, FC, FB t chc v s dng cho cc bin nhp tc thi v trao i ca bin hnh thc vi ngng khi chng trnh gi n. Ni dung ca mt s d liu trong min nh ny s b xo khi kt thc chng trnh tng ng trong OB, FC, FB. Min ny c th c truy nhp t chng trnh theo bt ( L ), byte ( LB ), t ( LW ) hoc t kp ( LD ). III. Vng qut chng trnh: PLC thc hin chng trnh theo chu k lp. Mi vng lp c gi l vng qut ( scan ). Mi vng qut c bt u bng giai on chuyn d liu t cc cng vo s ti vng b m o I, tip theo l giai on thc hin chng trnh. Trong tng vng qut, cfhng trnh c thc hin t lnh u tin n lnh kt thc ca khi OBI ( Block End ). Sau giai on thc hin chng trnh l giai on chuyn cc ni dung ca b m o Q ti cc cng ra s . Vng qut c kt thc bng giai on truyn thng ni b v kim li .
23

Ch rng b m I v Q khng lin quan ti cc cng vo/ra tng t nn cc lnh truy nhp cng tng t c thc hin trc tip vi cng vt l ch khng thng qua b m . Thi gian cn thit PLC thc hin c mt vng qut gi l thi gian vng qut (scantime) .Thi gian vng qut khng c nh, tc l khng phi vng qut no cng c thc hin trong mt khong thi gian nh nhau. C vng qut c thc hin lu, c vng qut c thc hin nhanh tu thuc vo s lnh trong chng trnh c thc hin, vo khi lng d liu c truyn thng ... trong vng qut . Nh vy gia vic c d liu t i tng x l , tnh ton v vic gi tn hiu iu khin ti i tng c mt khong thi gian tr ng bng thi gian vng qut. Ni cnh khc ,thi gian vng qut qut nh tnh thi gian thc hin ca chng trnh iu khin trong PLC .Thi gian vng qut cng ngn ,tnh thi gian thc ca chng trnh cng cao . N u s dng cc khi chng trnh c bit c ch ngt ,v d nh khi OB40 ,OB80...,chng trnh ca cc khi s c thc hin trong vng qut khi xut hin tn hiu bo ngt cng chng loi .Cc khi chng trnh ny c th c thc hin ti mi im trong vng qut ch khng b g p l phi trong giai on thc hin chng trnh. Chng hn nu mt tn hiu bo ngt xut hin khi PLC ang giai on truyn thng v kim tra ni b, PLC s tm ngng cng vic truyn thng, kim tra thc hin khi chng trnh tng ng vi tn hiu bo ngt . Vi hnh thc x l tn hiu ngt nh vy, thi gian vng qut s cng ln khi cng c nhiu tn hiu ngt xut hin trong vng qut. Do , nng cao tnh thi gian thc hin cho chng
24

trnh iu khin, tuyt i khng nn vit chng trnh x l ngt qu di hoc qu lm dng vic s dng ch ngt trong chng trnh iu khin. Ti thi im thc hin lnh vo/ ra, thng thng lnh khng lm vic trc tip vi cng vo/ ra m ch thng qua b m o ca cng trong vng nh tham s. Vic truyn thng gia b m o vi ngoi vi trong cc giai on 1 v 3 do h iu hnh CPU qun l. mt s module CPU, khi gp lnh vo/ ra ngay lp tc, h thng s cho dng mi cng vic khc, ngay c chng trnh s l ngt, thc hin lnh trc tip vi cng vo/ ra.
Truyn thng v kim tra ni b Chuyn d liu t Q ti cng ra Chuyn d liu t cng vo ti I
Vng qut

Thc hin chng trnh

Vng qut chng trnh

IV. Cu trc chng trnh:


25

Chng trnh cho S7 - 300 c lu trong b nh ca PLC vng ginh ring cho chng trnh v c th c lp vi hai dng cu trc khc nhau: 1. Lp trnh tuyn tnh: Ton b chng trnh iu khin nm trong mt khi trong b nh. Loi hnh cu trc tuyn tnh ny ph hp vi nhng bi ton t ng nh, khng phc tp. Khi c chn l khi OB1, tc l khi m PLC lun qut v thc hin cc lnh trong n thng xuyn, t lnh u tin n lnh cui cng v quay li lnh u tin.
Vng qut Lnh 1 Lnh 2 . . . Lnh cui cng

OB 1

Lp trnh tuyn tnh

2. Lp trnh c cu trc: Chng trnh c chia thnh nhng phn nh vi tng nhim v ring ca cc phn ny nm trong nhng khi chng trnh khc nhau. Loi hnh cu trc ny ph hp vi nhng bi ton iu khin nhiu nhim v v phc tp. PLC S7 - 300 c bn khi c bn: -Loi khi OB ( organization block ): Khi t chc v qun l chng trnh iu khin. C nhiu loi khi OB vi nhng chc nng khc nhau, chng c phn bit vi nhau bng mt s nguyn i sau nhm k t OB, v d nh OB1, OB35, OB40, OB80...
26

- Loi khi FC ( Program block ): Khi chng trnh vi nhng chc nng ring ging nh mt chng trnh con hoc mt hm ( chng trnh con c bin hnh thc ). Mt chng trnh ng dng c th c nhiu khi FC v cc khi FC ny c phn bit vi nhau bng mt s nguyn sau nhm k t FC. Chng hn FC1, FC2 ... - Loi khi FB ( Funtion block ): L loi khoi FC c bit c kh nng trao i mt lng d liu ln vi cc khi chng trnh khc. Cc d liu ny phi c t chc thnh khi d liu ring c tn l Data block. Mt chng trnh ng dng c th c nhiu khi FB v cc khi FB ny c phn bit vi nhau bng mt s nguyn sau nhm k t FB. V d FB1, FB2 ... - Loi khi DB ( Data block ): khi cha cc d liu cn thit thc hin chng trnh. Cc tham s ca khi do ngi dng t t. Mt chng trnh ng dng c th c nhiu khi DB v cc khi DB ny c phn bit vi nhau bng mt s nguyn sau nhm k t DB. V d DB1, DB2 ... Chng trnh trong cc khi c lin kt vi nhau bng cc lnh khi, chuyn khi. Xem nhng phn chng trnh trong cc khi nh l cc chng trnh con th S7 - 300 cho php gi chng trnh con lng nhau, tc l chng trnh con ny gi mt chng
FC . . ti FB li go . mt ch7 trnh con khc v t chng trnh con c gi FC 1 1 ng trnh con th 3 ... S cc lnh lng nhau ph thuc vo .tng . . . H . nh i vi module . chng loi module CPU m ta s dng. V d . i . OB . u CPU314 th s lnh gi lng nhau nhiu nht c th cho php l 1 FC FB hn ... FB 9 8. Nu h ln gi khi lng nhau 1 s m vt qu3con s gii hn cho

php, PLC s t chuyn sang ch STOP v t c bo li.


S cc lnh gi lng nhau nhiu nht cho php ph thuc vo tng loi module CPU 27

Lp trnh c cu trc

Khi OBI lun c PLC qut v thc hin cc lnh t u tin n lnh cui cng v quay li lnh u tin nh trnh by. V. Nhng khi OB c bit: Trong khi khi OB1 c thc hin u n tng vng qut trong giai on thc hin chng trnh ( giai on 2 ) th cc khi OB khc ch c thc hin khi xut hinu tn hiu bo ngt tng ng, ni cch khc chng trnh vit cho cc khi OB ny chnh l chng trnh x l tn hiu ngt ( event ). Chng bao gm: 1. OB10 ( Time of Day Interrupt ): Chng trnh trong khi OB10 s c thc hin khi gi tr ca ng h thi gian thc nm trong mt khong thi gian c quy nh. OB10 c th c gi mt ln, nhiu ln cch u nhau tng pht, tng gi, tng ngy, ... Vic quy nh khong thi gian hay s ln gi OB10 c thc hin nh chng trnh h thng SFC28 hoc trong bng tham s ca module CPU nh phn mm STEP7. 2. OB20 ( Time Delay Interrup ):
28

Chng trnh trong khi OB20 s c thc hin sau mt khong thi gian tr t trc k t khi gi chng trnh h thng SFC32 t thi gian tr. 3. OB35 ( Cyclic Interrup ): Chng trnh trong OB35 s c thc hin cch u nhau mt khong thi gian c nh. Mc nh, khong thi gian ny s l 100ms, song ta c th thay i n trong bng tham s ca module CPU nh phn mm STEP. 4. OB40 ( Hardware Interrup ): Chng trnh trong OB40 s c thc hin khi xut hin mt tn hiu ngt t ngoi vi a vo module CPU thng qua cc cng ra s onboard c bit, hoc thng qua cc module SM, CP, FM. 5. OB80 ( Cyle Time Fault ): Chng trnh trong khi OB80 s c thc hin khi thi gian vng qut ( scan time ) vt qu khong thi gian cc i quy nh hoc khi c mt tn hiu ngt gi mt khi OB no m khi OB ny cha kt thc ln gi trc. Mc nh, scan time cc i l 150ms, nhng c th thay i n thng qua bng tham s ca module CPU nh phn mm STEP7. 6. OB81 ( Power Supply Fault ): Module CPU s gi chng trnh trong khi OB81 khi pht hin thy li v ngun nui. 7. OB82 ( Diagnostic Interrupt ): Chng trnh trong Ob82 c gi khi CPU pht hin c s c t cc module vo/ ra m rng. Cc module m rng ny phi l nhng module c kh nng t kim tra mnh. 8. OB85 ( Not Load Fault ):
29

CPU s gi khi OB85 khi pht hin thy chng trnh ng dng c s dng ch ngt nhng chng trnh x l tn hiu ngt li khng c trong khi OB tng ng. 9. OB87 ( Communication Fault ): Khi OB87 s c gi khi CPU pht hin thy li trong truyn thng v d nh khng c tn hiu tr li t i tc. 10. OB100 ( Start Up information ): Khi OB100 s c thc hin mt ln khi CPU chuyn trng thi t STOP ( dng ) sang RUN ( chy ). 11. OB101 ( Cold Start inrmation - ch c vi S7 - 400 ): Khi OB101 s c thc hin mt ln khi cng tc ngun ca CPU chuyn trng thi t OFF ( tt ) sang ON ( m ). 12. OB121 ( Synchronous error ): Khi OB121 s c thc hin khi CPU pht hin thy li logic trong chng trnh nh i sai kiu d liu hoc li truy nhp khi DB, FC, FB khng c trong b nh CPU.

13.

OB122 ( Synchronous error ): Khi OB122 s c thc hin khi CPU pht hin thy li truy

nhp module trong chng trnh, v d chng trnh c lnh truy nhp module vo ra m rng nhng li khng tm thy module ny.

30

chng IV: Ngn ng lp trnh STL Cc loi PLC ni chung thng c nhiu ngn ng lp trnh nhm phc v cc i tng s dng khc nhau. PLC S7 - 300 c 3 ngn ng lp trnh c bn. l: - Ngn ng " Lit k lnh ", k hiu STL ( Statement list ). y l dng ngn ng lp trnh thng thng ca my tnh. Mt chng trnh c ghp bi nhiu cu lnh theo mt thut ton nht STL nh, mi lnh chim mt hng v u c cu trc chung " Tn lnh " + " Ton hng ". LAD FBD

STL l ngn ng 31 mnh nht trong 3 loi ngn

S7-300

- Ngn ng " Hnh thang ", k hiu l LAD ( Ladder logic ). y l dng ngn ng ho thch hp vi nhng ngi quen thit k mch iu khin logic. - Ngn ng " Hnh khi ", k hiu l FBD ( Function block diagram ). y cng l k`iu ngn ng ho dnh cho ngi c thi quen thit k mch iu khin s.
Ladder Diagram LAD
I 0 .0 1 0.1 Q4.1 I 0.2 1 0.1

Statement List STL A A O A A = I 0.0 I0.1 I0.2 I0.3 Q4.1

I0. 0 I0. 1

Function Block Diagram FBD


& 1 Q4. 1

I0. 2 I0. 3

&

Ba kiu ngn ng lp trnh chnh cho S7 - 300

Mt chng trnh vit trn LAD hoc FBD c th chuyn sang dng STL, nhng ngc li th khng. Trong STL c nhiu lnh khng c trong LAD hay FBD cng chnh v l do , trong ti liu ny chng ti chn STL lm ngn ng chnh lp trnh minh ho. I. Cu trc lnh v trng thi kt qu:
32

Nh ni, cu trc ca mt lnh STL c dng " Tn lnh " + " Ton hng ". V d Nhn: analog.
Tn lnh

L
Ton hng

PIW304

// c ni dung ca module

Trong ton hng c th l mt d liu hoc mt a ch nh. 1. Ton hng l d liu: 1.1.d liu logic TRUE (1) v FAULSE (0) c di 1 bt. V d: CALL FC1 In_Bit_1: = TRUE Ret_val: L = MW0 // Gi tr logic1 c gn cho bin In_Bit_1 // Gi tr tr v. In_Bit_2: = FAULSE // Gi tr logic0 c gn cho bin In_Bit_2 1.2.S nh phn: V d: 2#1100011 // Np s nh phn 110011 vo thanh ghi ACCU1. 1.3.S hexadecimal x c di 1 byte ( B#16#x ), 1 t ( W#16#x ) hoc mt t kp ( DW#16#x ). V d: L B#16#1E // Np s 1E vo byte thp ca thanh ghi ACCU1. L W#16#3A2 // Np s 3A2 vo 2 byte thp ca thanh ghi ACCU1. L DW#16#3A2E // Np s D3A2E vo thanh ghi ACCU1. 1.4.S nguyn x vi di 2 bytes cho bin kiu INT. V d: L 930 L -1025 1.5.S nguyn x vi di 4 bytes dng L#x cho bin kiu DINT. V d:
33

L L#930 L L#-2047 1.6.S thc x cho bin kiu REAL. V d: L 1.234567e + 13 L 930.0 1.7.D liu thi gian cho bin kiu S5T dng gi_pht_giy_minigiy. V d: L S5T#2h_1m_0s_5ms. 1.8.D liu thi gian cho bin kiu TOD dng gi:pht:giy. V d: L TOD#5 : 45 : 00 1.9.DATE: Biu din gi tr thi gian tnh theo nm/thng/ngy. V d: L DATE#1999-12-8. 1.10.C: Biu din gi tr s m t trc cho b m. V d: L C#20. 1.11.P: D liu biu din a ch ca mt bt nh. V d: L P#Q0.0. 1.12.D liu " K t ". V d: L 'ABCD'. L 'E'. 2. Ton hng l a ch: a ch nh trong S7 - 300 gm 2 phn: Phn ch v phn s. V d:
PIW304 Phn ch Phn s Ho c Phn ch M300.4 Phn s

2.1.Phn ch ch v tr v kch thc ca nh. Chng c th l:


34

+ M: Ch nh trong min cc bin c c kch thc l 1 bt. + MB: Ch nh trong min cc bin c c kch thc l 1 byte ( 8 bits ). + MW: Ch nh trong min cc bin c c kch thc l 2 bytes ( 16 bits ). + MD: Ch nh trong min cc bin c c kch thc l 4 byte ( 32 bits ). + I: Ch nh c kch thc l 1 bit trong min b m cng vo s. + IB: Ch nh c kch thc l 1 byte trong min b m cng vo s. + IW: Ch nh c kch thc l 1 t trong min b m cng vo s. + ID: Ch nh c kch thc l 2 t trong min b m cng vo s. + Q: Ch nh c kch thc l 1 bit trong min b m cng ra s. + QB: Ch nh c kch thc l 1 byte trong min b m cng ra s. + QW: Ch nh c kch thc l 1 t trong min b m cng ra s. + QD: Ch nh c kch thc l 2 t trong min b m cng ra s. + T: Ch nh trong min nh ca b thi gian ( Timer ). Mc d cng tn song n c th l a ch ca bt u ra b timer hay a ch ca thanh ghi m tc thi CV. thanh ghi CV. V d:
35

Tu vo lnh

m a ch ny c hiu l a ch ca bt u ra hay ca

A L

T1 // T1 l a ch u ra (bit) ca b m. T1 // T1 l a ch ca thanh ghi 16 bits CV.

+ C: Ch nh trong min nh ca b m ( Counter ). Mc d cng tn song n c th l a ch ca bt u ra b m hay a ch ca thanh ghi m tc thi CV. Tu vo lnh m a ch ny c hiu l a ch ca bt u ra hay ca thanh ghi CV. V d: A L C1 // C1 l a ch u ra (bit) ca b m. C1 // C1 l a ch ca thanh ghi 16 bits CV.

+ PIB: Ch nh c kch thc 1 byte thuc vng peripheral input. Thng l a ch cng vo ca cc module tng t ( I/O external input ). + PIW : ch nh c kch thc 1t (2 bytes ) thuc vng peripheral input .thng l a ch cng vo cc module tng t (I/O external input) . +PID :ch nh c kch thc 2 t (4 bytes )thuc vng peripheral input ) .Thng l a ch cng vo cc module tng t (I/O external input ) . +PQB : ch c kch thc 1 byte thuc vng peripheral output . Thng l a ch cng ra ca cc module tng t ( I/O external output ). +PQW :ch nh c kch thc 1 t (2 bytes) thuc vng peripheral output .Thng l a ch cng ra ca cc module tng t (I/O external output ). +PQD :ch nh c kch thc 2 t (bytes) thuc vng peripheral output . Thng l a ch cng ra ca cc module tng t (I/O external output ).
36

+ DBX: Ch nh c kch thc 1 bit trong khi d liu DB c m bng lnh OPN DB ( Open data block ). + DBB: Ch nh c kch thc 1 byte trong khi d liu DB c m bng lnh OPN DB ( Open data block ). + DBW: Ch nh c kch thc 1 t trong khi d liu DB c m bng lnh OPN DB ( Open data block ). + DBD: Ch nh c kch thc 2 t trong khi d liu DB c m bng lnh OPN DB ( Open data block ). + DBx.DBX: Ch trc tip nh c kch thc 1 bit trong khi d liu DBx, vi x l ch s ca khi DB. V d: DB5.DBX 1.6. + DBx.DBB: Ch trc tip nh c kch thc 1 byte trong khi d liu DBx, vi x l ch s ca khi DB. V d: DB5.DBB 1. + DBx.DBW: Ch trc tip nh c kch thc 1 t trong khi d liu DBx, vi x l ch s ca khi DB. V d: DB5.DBW 1. + DBx.DBD: Ch trc tip nh c kch thc 2 t trong khi d liu DBx, vi x l ch s ca khi DB. V d: DB5.DBD 1. + DIX: Ch nh c kch thc 1 bt trong khi d liu DB c m bng lnh OPN DI ( Open instance data block ). + DIB: Ch nh c kch thc 1 byte trong khi d liu DB c m bng lnh OPN DI ( Open instance data block ). + DIW: Ch nh c kch thc 1 t trong khi d liu DB c m bng lnh OPN DI ( Open instance data block ). + DID: Ch nh c kch thc 2 t trong khi d liu DB c m bng lnh OPN DI ( Open instance data block ). + L: Ch nh c kch thc 1 bt trong min d liu a phng ( local block ) ca cc khi chng trnh OB, FC, FB. + LB: Ch nh c kch thc 1 byte trong min d liu a phng ( local block ) ca cc khi chng trnh OB, FC, FB.
37

+ LW: Ch nh c kch thc 1 t trong min d liu a phng ( local block ) ca cc khi chng trnh OB, FC, FB. + LD: Ch nh c kch thc 2 t trong min d liu a phng ( local block ) ca cc khi chng trnh OB, FC, FB. 2.2. Phn s: Ch a ch ca byte hoc bit trong min nh xc nh. Nu nh c xc nh thng qua phn ch l c kch thc 1 bit th s s gm a ch ca byte v s th t ca bit trong byte c tch vi nhau bng du chm . V d: I 1.3 // Ch bt th 3 trong byte 1 ca min nh b m cng vo s PII. M 101.5 // Ch bt th 5 trong byte 101 ca min cc bin c M. Q 4.5 // Ch bt th 5 trong byte th 4 ca min b m cng ra s PIQ. Trong trng hp nh c xc nh l byte, t hoc t kp th phn s s l a ch byte u tin trong mng byte ca nh . V d: DIB 15 // Ch nh c kch thc 1 byte ( byte 15 ) trong khi DB c m bng lnh OPN DI. DBW 18 // Ch nh c kch thc 1 t gm 2 byte 18 v 19 trong khi DB c m bng lnh OPN DB. DB2.DBW 15 // Ch nh c kch thc 2 byte 15 v 16 trong khi d liu DB2. MD 105 // Ch nh c kch thc 2 t gm 4 byte 105, 106, 107 v 108 trong mim nh cc bin c M. 3. Thanh ghi trng thi:
38

Khi thc hin lnh, CPU s ghi nhn li trng thi ca php tnh trung gian cng nh ca kt qu vo mt thanh ghi c bit 16 bits, c gi l thanh ghi trng thi ( Status word ). Mc d thanh ghi trng thi ny c di 16 bits nhng ch s dng 9 bits vi cu trc nh sau:
8

BR

CC 1

CC 0

OV

OS

OR

ST A

RL O

FC

3.1. FC ( First check ): Khi phi thc hin mt dy cc lnh logic lin tip nhau gm cc php tnh v nghch o, bit FC c gi tr bng 1. Ni , cch khc, FC = 0 khi dy lnh logic tip im va c kt thc. V d: A I0.3 // FC = 1. AN I0.3 // FC = 1. = Q4.0 // FC = 0. 3.2. RLO ( Result of logic operation ): Kt qu tc thi ca php tnh logic va c thc hin. V d lnh: A I0.3. 3.2.1.Nu trc khi thc hin bt FC = 0 th c tc dng chuyn ni dung ca cng vo s I0.3 vo trng thi RLO. 3.2.2.Nu trc khi thc hin bt FC = 1 th c tc dng thc hin php tnh gia RLO v gi tr logic cng vo I0.3. Kt qu ca php tnh c ghi li vo bit trng thi RLO.

39

- STA ( Status bit ): Bt trng thi lun c gi tr logic ca tip im c ch nh trong lnh. V d c hai lnh: A I0.3 AN I0.3 u gn cho bit STA cng mt gi tr l ni dung ca cng vo s I0.3. 3.3. OR: Ghi li gi tr ca php tnh logic cui cng c thc hin ph gip cho vic thc hin php ton sau . iu ny l cn thit v trong mt biu thc hm hai tr, php tnh bao gi cng phi c thc hin trc cc php . 3.4. OS ( Stored overflow bit ): Ghi li gi tr bit b trn ra ngoi mng nh. 3.5. OV (Overflow bit ): Bt bo kt qu php tnh b trn ra ngoi mng nh. 3.6. CC0 v CC1 ( Condition code ): Hai bit trng thi ca kt qu php tnh vi s nguyn, s thc, php dch chuyn hoc php tnh logic trong ACCU ( s gii thiu sau ). C th l: 3.6.1.Khi thc hin lnh ton hc nh cng, tr, nhn, chia s nguyn hoc s thc.
CC1 0 0 1 CC0 0 1 0 Kt qu bng = 0. Kt qu < 0. Kt qu > 0. ngha

40

3.6.2.Khi thc hin lnh ton hc vi s nguyn nhng kt qu b trn nh.


CC1 0 0 CC0 0 1 +D ). Kt qu qu nh khi thc hin lnh nhn ( *I, *D ) hoc qu ln khi thc hin lnh cng tr ( +I, +D, -I, -D ). 1 0 Kt qu qu ln khi thc hin lnh nhn, chia (*I, *D, /I, /D ) hoc qu nh khi thc hin lnh cng tr ( +I, +D, -I, -D ). 1 1 Kt qu b trn do thc hin lnh cho cho 0 ( /I, /D ). ngha Kt qu qu nh khi thc hin lnh cng ( +I,

3.6.3.Khi thc hin lnh ton hc vi s thc nhng kt qu b trn nh.

CC1 0 0 1 1

CC0 0 1 0 1

ngha Kt qu c s m e qu ln Kt qu c mantissa qu nh. Kt qu c mantissa qu ln. Php tnh sai quy chun.

3.6.4.Khi thc hin lnh dch chuyn.

CC1 0 1

CC0 0 0

ngha Gi tr ca bit b y ra bng 0. Gi tr ca bit b y ra bng 1.

3.6.5.Khi thc hin lnh logic trong ACCU.


41

CC1 0 1

CC0 0 0 Kt qu =0. Kt qu 0.

ngha

3.7. BR ( Binary result bit ): Bit trng thi cho php lin kt hai loi ngn ng lp trnh STL v LAD. Chng hn cho php ngi s dng c th vit mt khi chng trnh FB hoc FC trn ngn ng STL nhng gi v s dng chng trong mt chng trnh khc vit trn LAD. to ra c mi lin kt , Ta cn phi kt thc chng trnh trong FB, FC bng lnh ghi. 3.7.1. 1 vo BR, nu chng trnh chy khng c li. 3.7.2. 0 vo BR nu chng trnh chy c li. Khi s dng cc khi hm c bit ca h thng ( SFC hoc SFB ), trng thi lm vic ca chng trnh cng c thng bo ra ngoi qua bit trng thi BR nh sau: 3.7.3. 3.7.4. Ch : Mt chng trnh vit trn STL ( tu thuc vo ngi lp trnh ) c th gm nhiu Netword. Mi Netword cha mt on chng trnh phc v mt cng on c th. mi u Netword, thanh ghi trng thi nhn gi tr 0. Ch sau lnh u tin ca Netword, cc bit trng thi mi thay i kt qu php tnh. Netword 1 . . .
42 on chng trnh 1

1, nu SFC hay SFB thc hin khng c li. 0, nu c li khi thc hin SFC hay SFB.

Netword 2 . . . Netword 3 . . . II. Cc lnh c bn Nhm lnh logic tip im: 1.Lnh gn: C php = < ton hng > Ton hng l a ch bt I, Q, M, L, D. Lnh gn gi tr ca RLO ti nh c a ch c ch th trong ton hng. Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau ( k hiu ch ni dung bit khng b thay i, x l b thay i theo lnh ):
on chng trnh 3 on chng trnh 2

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

V d: Thc hin Q4.0 = 10,3 Netword 1 A I0.3 // c ni dung ca I0.3 vo cng RLO = Q4.0 // a kt qu ra cng Q4.0
43

2.Lnh thc hin php tnh : C php A <ton hng> Ton hng l d liu kiu BOOL hoc a ch bit I, Q, M, L, D, T, C. Nu FC =0 lnh s gn gi tr logic ca ton hng vo RLO .ngc li khi FC=1 n s thc hin php tnh gia RLO vi ton hng v ghi li kt qu vo RLO . Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau ( k hiu ch ni dung bit khng b thay , x l b thay i theo lnh ):

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

V d: Thc hin Q4.0 = I0.3 I).4 ( Mc ni tip 2 cng tc ). Netword 1 A I0.3 // c ni dung ca I0.3 vo RLO A I0.4 // Kt hp vi ni dung cng I0.4 = Q4.0 // a kt qu ra cng Q4.0 3.Lnh thc hin php tnh vi gi tr nghch o: C php AN <ton hng> Ton hng l d liu kiu BOOl hoc a ch bit I, Q, M, L, D, T, C. Nu FC=0 lnh s gn gi tr logic nghch o ca ton hng vo RLO. Ngc li khi FC=1 n s thc hin php tnh gia RLO vi gi tr nghch o ca ton hng v ghi kt qu vo RLO. Lnh tc ng vo thanh ghi trng thi( Status word ) nh sau:
44

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

V d: Thc hin Q4.0=I0.3 I0.4 Netword 1 A I0.3 // c ni dung ca I0.3 vo RLO AN I0.4 // Kt hp vi gi tr nghch o ca cng I0.4 = Q4.0 // a kt qu ra cng Q4.0. 4.Lnh thc hin php tnh : C php O <ton hng> Ton hng l d liu kiu BOOL hoc a ch bit I, Q, M, L, D, T, C. Nu FC=0 lnh s gn gi tr logic ca ton hng vo RLO. Ngc li khi FC=1 n s thc hin php tnh gia RLO vi ton hng v ghi li kt qu vo RLO. Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau:

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

V d: Thc hin Q4.0=I0.3 I0.4 ( Mc song song hai cng tc ). Network 1 A I0.3 // c ni dung ca I0.3 vo RLO O I0.4 // Kt qu vi ni dung cng I0.4 = Q4.0 // a kt qu ra cng Q4.0.
45

5.Lnh thc hin php tnh vi gi tr nghch o: C php ON <ton hng> Ton hng l d liu kiu BOOL hoc a ch bit I, Q, M, L, D, T, C. Nu FC=0 lnh s gn gi tr logic nghch o ca ton hng vo RLO. Ngc li khi FC=1 n s thc hin php tnh gia RLO vi gi tr nghch o ca ton hng v nghi lI kt qu vo RLO. Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau:

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

V d: Thc hin Q4.0 = I0.3 I0.4 Network 1 A I0.3 // c ni dung ca I0.3 vo RLO. ON I0.4 // Kt qu vi gi tr nghch o ca cng I0.4 = Q4.0 // a kt qu ra cng Q4.0 6.Lnh thc hin php tnh vi gi tr mt biu thc: C php A( Lnh khng c ton hng. Nu FC = 0 lnh s gn gi tr logic ca biu thc trong du ngoc sau n vo cng RLO. Ngc lI khi FC = 1 n s thc hin php tnh gia RLO vi gi tr logic ca biu thc trong du ngoc sau n v ghi li kt qu vo RLO.

46

Lnh tc ng vo thanh ghi trng thi ( Status work ) nh sau ( k hiu ch ni dung bit khng thay i, x l b thay i theo lnh ):

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

V d: Thc hin Q4.0 = ( I0.2 I0.3 ) ( I0.4 I0.5 ) Network 1 A( O I0.2 O I0.3 ) A( ON I0.4 O I0.5 ) = Q4.0 7.Lnh thc hin php tnh vi gi tr nghch o ca mt biu thc: C php AN( Lnh khng c ton hng. Khi FC = 0 lnh s gn gi tr logic ca biu thc trong du ngoc sau n vo RLO. Ngc li khi FC = 1 n s thc hin php tnh gia RLO vi gi tr nghch o logic ca biu thc trong du ngoc sau n v ghi li kt qu va RLO. Lnh tc ng vo thanh ghi trng thi ( Status word ).
47

// Gi tr biu thc I0.2 I0.3 c chuyn vo RLO

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

V d: Thc hin Q4.0 = I0.2 ( I0.4 I0.5 ) Network 1 A I0.2 AN( ON I0.4 O I0.5 ) = Q4.0 8.Lnh thc hin php tnh vi gi tr mt biu thc: C php O( Lnh khng c ton hng. Nu FC = 0 lnh s gn gi tr logic ca biu thc trong du ngoc sau n vo RLO. Ngc li khi FC = 1 n s thc hin php tnh gia RLO vi gi tr logic ca biu thc trong du ngoc sau n v ghi li kt qu vo RLO. Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau ( k hiu ch ni dung khng b thay i, x l b thay i theo lnh ):

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

V d: Thc hin Q4.0 = I0.2 ( I0.4 I0.5 ) A I0.2


48

O( AN I0.4 A I0.5 ) = Q4.0 9.Lnh thc hin php tnh vi gi tr nghch o ca mt biu thc: C php ON( Lnh khng c ton hng. Khi FC = 0 lnh s gn gi tr logic nghch o ca biu thc trong du ngoc sau n vo RLO. Ngc li nu FC = 1 lnh thc hin php tnh gia RLO vi gi tr nghch o ca biu thc trong du ngoc sau n v ghi li kt qu vo RLO. Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau:

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

10.Lnh thc hin php tnh exclusive or: C php x <ton hng> Ton hng l d liu kiu BOOL hoc a ch bit I, Q, M, L, D, T, C. Nu FC = 0 lnh ghi gi tr logic ca ton hng vo RLO. Nu FC =1 lnh s kim tra xem ni dung ca RLO v gi tr logic ca ton hng c khc nhau khng. Trong trng hp khc nhau th ghi 1 vo RLO, ngc li th ghi 0. Ni cch khc, lnh s o ni dung ca RLO nu ton hng c gi tr 1.
49

Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau:

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

V d: Nu I0.4 I0.5 I0.2 th Q4.0 = 1. Network 1 AN I0.4 A I0.5 X I0.2 // nghch o gi tr RLO nu I0.2 = 1 = Q4.0 11.Lnh thc hin php tnh exclusive or not: C php XN <ton hng> Ton hng l d liu kiu BOOL hoc a ch bit I, Q, M, L, D, T, C. Nu FC = 0 lnh s ghi gi tr nghch o ca ton hng vo RLO. Nu FC = 1 n s kim tra ni dung ca RLO v gi tr logic ca ton hng c ging nhau khng. Trong trng hp ging nhau th ghi 1 vo RLO, ngc li th 0. Ni cch khc lnh s o ni dung ca RLO nu ton hng c gi tr 0. Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau ( k hiu ch ni dung bit khng b thay i, x l b thay i theo lnh ):

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

V d: Nu I0.4 I0.5 = I0.2 th Q4.0 = 1


50

AN I0.4 A I0.5 XN I0.2 // nghch o gi tr RLO nu I0.2 = 0 = Q4.0 12.Lnh thc hin php tnh exclusive or vi gi tr ca mt biu thc: C php X ( Lnh khng c ton hng. Khi FC = 0 lnh s ghi gi tr logic ca biu thc trong du ngoc sau n vo RLO. Ngc li nu FC = 1 lnh s o ni dung ca RLO khi biu thc trong du ngoc sau n c gi tr 1. Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau ( k hiu ch ni dung bit khng b thay i, x l b thay i theo lnh ):

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

13.Lnh thc hin php tnh exclusive or not vi gi tr ca mt biu thc: C php XN ( Lnh khng c ton hng. Khi FC = 0 lnh s ghi gi tr logic nghch o ca biu thc trong du ngoc sau n vo RLO. Ngc li nu FC = 1 lnh s o ni dung ca RLO khi biu thc trong du ngoc sau n c gi tr 0. Lnh tc ng ghi vo thanh trng thi ( Status word ) nh sau:

51

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

14.Lnh ghi gi tr logic 1 vo RLO: C php SET Lnh khng c ton hng v c tc dng ghi 1 vo RLO. Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau:

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

15.Lnh ghi gi tr logic 0 vo RLO: C php CLR Lnh khng c ton hng v c tc dng ghi 0 vo RLO. Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau:

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

16.Lnh o gi tr ca RLO: C php NOT Lnh khng c ton hng v c tc dng o ni dung ca RLO. Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau:

52

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

17.Lnh gn c iu kin gi tr logic 1 vo nh: C php S <ton hng> Ton hng l a ch bit I, Q, M, L, D. Nu RLO = 1 lnh s ghi gi tr 1 vo nh c a ch cho trong ton hng. Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau:

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

18. Lnh gn c iu kin gi tr logic 0 vo nh: C php R <ton hng> Ton hng l a ch bit I, Q, M, L, D. Nu RLO = 1 lnh s ghi gi tr 0 vo nh c a ch cho trong ton hng. Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau:

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

19.Lnh pht hin sn ln: C php FP <ton hng>


53

Ton hng l a ch bit I, Q, M, L, D v s dng nh mt bin c ghi nhn li gi tr ca RLO ti v tr ny trong chng trnh, nhng ca vng qut trc. Ti mi vng qut lnh s kim tra: Nu bin c ( ton hng ) c gi tr 0 v RLO c gi tr 1 th s ghi 1 vo RLO, cc trng hp khc th ghi 0, ng thi chuyn ni dung ca RLO vo li bin c. Nh vy RLO s c gi tr 1 trong mt vng qut khi c sn ln trong RLO. V d: Lnh pht hin sn ln: A I0.0 FP M10.0 = Q4.5 S tng ng vi on chng trnh sau: I0.0 A I0.0 AN M10.0 = Q4.5 A I0.0 = M10.0 Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau:

Gi tr RLO ti vng qut trc c nh vo bin c M10.0

Gi tr RLO ti vng qut hin thi

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

20.Lnh pht hin sn xung: C php FN <ton hng> Ton hng l a ch bit I, Q, M, L, D v c s dng nh mt bin c ghi nhn li gi tr ca RLO ti v tr ny trong chng trnh, nhng ca vng qut trc.
54

Ti mi vng qut lnh s kim tra: Nu bin c ( ton hng ) c gi tr 1 v RLO c gi tr 0 th s ghi 1 vo RLO, cc trng hp khc th ghi 0, ng thi chuyn ni dung ca RLO vo li bin c. Nh vy RLO s c gi tr 1 trong mt vng qut khi c sn xung trong RLO. Lnh tc ng vo thanh ghi trng thi ( Status word ) nh sau ( k hiu ch ni dung bit khng b thay i, x l b thay i lnh ):

B
-

CC 1 -

CC0

OV

OS

OR

STA RLO

FC

21. Lnh chuyn gi tr ca RLO vo BR: C php SAVE Lnh chuyn ni dung ca RLO vo bit trng thi BR. Lnh khng lm thay i ni dung cc bits cn li ca thanh ghi trng thi.

55

mc lc
Trang Chng I: Gii thiu v PLC. 1. PLC l g ? 2. Cu to. 2.1. H iu hnh. 2.2. B nh chng trnh. 2.3. Bng cc u vo - ra ( PII v PIQ ). 2.4. Cng giao tip. 2.5. B m thi gian. 2.6. Khi s hc. 2.7. B vi x l. 2.8. Bus vo ra. 3. Nguyn l hot ng. 4. u im ca PLC. 4.1. Mch lin kt cng. 4.2. PLC - B iu khin lp trnh c. chng II: biu din tn hiu s. I. Tn hiu s l g ? II. Biu din s nguyn dng. 1. Biu din trong h c s 10. 2. Biu din trong h c s 2. 3. M hexadecimal ca s nguyn dng. 4. M BCD ca s nguyn dng. III. Biu din s nguyn c du. IV. S thc du phy ng. Chng III: thit b iu khin logic kh trnh. I. Cc module ca PLC S7 - 300. 1. Module CPU. 56 1 1 1 1 1 1 2 2 2 3 3 3 4 4 4 5 5 6 6 6 8 9 9 11 13 14 14

2. Module m rng. II. Kiu d liu v phn chia b nh. 1. Kiu d liu. 2. Cu trc b nh ca CPU. III. Vng qut chng trnh. IV. cu trc chng trnh. 1. Lp trnh tuyn tnh. 2. Lp trnh c cu trc. V. Nhng khi OB c bit. 1. OB10 ( Time of Day Interrupt ). 2. OB20 ( Time Delay Interrupt ). 3. OB35 ( Cyclic Interrupt ). 4. OB40 ( Hardware Interrupt ). 5. OB80 ( Cyle Time Fault ). 6. OB81 ( Power Supply Fault ). 7. OB82 ( Diagnostic Interrupt ). 8. OB85 ( Not Load Fault ). 9. OB87 ( Communication Fault ). 10. OB100 ( Start Up Information ). 11. OB101 ( Cold Start Information - ch c vi S7 - 400 ). 12. OB121 ( Synchronous Error ). 13. OB122 (Synchronous Error ). chngIV: ngn ng lp trnh STL. I. Cu trc lnh v trng thi kt qu. 1. Ton hng l d liu. 2. Ton hng l a ch. 3. Thanh ghi trng thi. II. Cc lnh c bn nhm lnh logic tip im. 1. Lnh gn 2. Lnh thc hin php tnh . 3. Lnh thc hin php tnh vi gi tr nghch o. 4. Lnh thc hin php tnh . 5. Lnh thc hin php tnh vi gi tr nghch o. 6. Lnh thc hin php tnh vi gi tr mt biu thc. 7. Lnh thc hin php tnh vi gi tr nghch o ca mt biu thc. 8. Lnh thc hin php tnh vi gi tr mt biu thc. 9. Lnh thc hin php tnh vi gi tr nghch o ca mt biu 57

15 17 17 18 20 22 22 22 24 24 24 24 24 24 25 25 25 25 25 25 25 26. 27 28 28 29 32 36 36 37 37 38 39 39 40 41 41

thc. 10. Lnh thc hin php tnh exclusive or. 11. Lnh thc hin php tnh exclusive or not. 12. Lnh thc hin php tnh exclusive or vi gi tr mt biu thc. 13. Lnh thc hin php tnh exclusive or not vi gi tr mt biu thc. 14. Lnh 15. Lnh 16. Lnh 17. Lnh 18. Lnh 19. Lnh 20. Lnh 21. Lnh ghi gi tr logic 1 vo RLO. ghi gi tr logic 0 vo RLO. o gi tr ca RLO. gn c iu kin gi tr logic 1 vo nh. gn c iu kin gi tr logic 0 vo nh. pht hin sn ln. pht hin sn xung. chuyn gi tr ca RLO vo BR.

42 42 43 43 44 44 44 45 45 45 46 47.

58

Chng VI: cc vn chnh cn bit khi s dng PLC I.u vo: 1. S u vo. 2. Cc loi u vo. II. u ra: 1. S lng u ra. 2. Cc loi u ra. III. B nh: 1. RAM - Random Access Memory.
2. EPROM - erasable Programmable Read Only Memory. 3. EEPROM - Electrical erassable Programmable Read Only

Memory. L b nh vnh cu cc chng trnh v c th lp trnh bng thit b chun CRT hoc bng tay. IV. Ngoi vi: 1. Thit b lp trnh bng tay. 2. L.S.S - Phn mm ph tr bng tay. 3. B lp trnh Prom. 4. G.P.C - Thit b lp trnh hnh. 5. F.I.T - Tecminal thng minh trong x nghip. V. Thi gian qut:
59

1. ngha: Qu trnh c cc u vo thc hin chng trnh v a tn hiu u ra gi l qut. Thi gian qut l qu trnh lin tc v tun t c u vo, nh gi v quyt nh logic iu khin v a tn hiu ra. c im ca thi gian qut l n cho ra b iu khin phn ng vi u vo v x l chnh xc logic iu khin nhanh hay chm.

I/O Update

PROGRAM SCAN 2. Cc yu t nh hng n thi gian qut: Thi gian cn thit cho mt ln qut thay i t imsec - 30 msec. Thi gian qut ph thuc vo di ca chng trnh ng dng. Vic s dng cc h thng I/O t xa s lm tng thi gian qut do phi truyn tn hiu t u ra I/O n h thng t xa. Vic iu hnh chng trnh iu khin cng lm tng thm thi gian qut v b s l trung tm ( CPU ) phi gi trng thi ca cc cun dy v tip im CRT hoc n cc phn t khc.

60

Tm hiu cc yu cu ca h thng iu khin

Ni tt c cc thit b vo ra vi PC

Dng mt lu chung ca h thng iu khin Lit k cc u 1. S vo ra tng ng : vi cc u V/R ca PLC Phin dch lu sang gin thang

Kim tra tt c cc dy ni

VI. th tc thit k b iu khin chng trnh:


Chy th chng trnh

Sa li phn mm

Lp trnh gin thang vo PLC Sai Chng trnh ng ? ng Lu chng trnh vo EPROM

Thay i chng trnh M phng chng trnh v kim tra phn mm

Sa i

Chng trnh ng ?

n g 61

Sp xp c h thng tt c cc bn v

Kt thc

2. Cu to ca PLC: Hin trn th trng c rt nhiu loi PLC ca nhiu hng sn xut khc nhau: Siemens, omron, Alen Bradley, GE Fanuuk, ABB, .v.v . Ni chung mt PLC thng bao gm cc phn t ch yu nh sau: + CPU - L b x l trung tm, gm nhiu h thng vi x l bn trong. + MEMORIES - L cc b nh: B nh iu hnh, b nh chng trnh, b nh ngoi ( Casset ). + I/O - Cc khi vo/ ra s tng t. + COM - Cc cng lin lc vi cc thit b ngoi vi. + SOURE - Ngun in n p di rng ( Kiu Switching ). ly lm th d v PLC v ph hp vi thit b hin c, sau y s gii thiu cu to ca PLC cng nh vic lp trnh cho PLC da trn thit b CQMI ca hng OMRON ( Nhtj ). * B x l trung tm ( CPU ):
62

CPU ca cc loi PLC nh thng dng cc vi x l 8 bit, nh MOTOROLA Z80 hoc INTEL 8085. Cc loi PLC ln hn thng s dng vi vi x l 16 bit, nh MOTOROLA 6800 hoc INTEL 8600. Cc b nh ca PLC gm RAM v ROM, chng trnh iu hnh c cha trong b nh vnh cu, dng ch huy mi chc nng ca PLC. Chng trnh ny li cha cc chng trnh con iu khin lin lc gia PLC v cc phn t ngoi vi, cc chng trnh con h tr cho vic lp trnh, cc chng trnh con pht hin bo li.v.v. 3. Cc ghp ni c bn:

63

64

You might also like