Professional Documents
Culture Documents
ION IMPLANTATION
Ion Implantation is an alternative to deposition/diffusion and is used to produce a shallow surface region of dopant atoms deposited into a silicon wafer.
In this process a beam of impurity ions is accelerated to kinetic energies in the range of several tens of kV and is directed to the surface of the silicon.
ADVANTAGES:
Ion implantation provides much more precise control over the density of dopants deposited into the wafer, and hence the sheet resistance.
Due to precise control over doping concentration, it is possible to have very low values of dosage so that very large values of sheet resistance can be obtained. These
The Silicon Gate Technology was the worlds first commercial MOS self-aligned-gate process technology.
Before this technology, the control gate of the MOS transistor was made with aluminum instead of polycrystalline silicon.
Faggin created the silicon gate technology in 1968 while working in the R&D Laboratories of Fairchild
A transistor gate is formed wherever polysilicon crosses diffusion (semiconductor) with oxide between these layers.
PROCESS OF FABRICATION
STEP 1:
Si-substrate
STEP 2:
------------------------------------------------------------------------------------------------Thick SiO2 (1 m)
STEP 3:
UV Light
----------------------------------------------------------------- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ----------------------------------
Thick SiO2 (1 m)
----------------------------------------------------------------- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ----------------------------------
STEP 4:
UV Light
Mask-2
----------------------------------------------------------------- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ----------------------------------
----------------------------------------------------------------- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ----------------------------------
STEP 5
FAST AND LOW POWER CONSUMING: the drastic reduction of the overlap capacitances between the gate electrode and the source and drain junctions. COST-EFFECTIVE RELIABLE
THANK YOU