Professional Documents
Culture Documents
Fundamentals
Transfer
Function
Quantization
Factors
Static
Performance
Dynamic Performance
DAC
Architectures
Resistor
String
R-2R
Switched
High
Current
ANALOG
SIGNAL
PROCESSOR
MUX
Operational Amp
Differential Amp
Instrumentation Amp
Isolation Amp
MUX
Multiplier/Divider
Log Amplifier
Rms-Dc Converter
F-V/V-F Converter
ANALOG
SIGNAL
PROCESSOR
A-D
CONVERTER
n
bits
MICRO
PROCESSOR
OR
DSP
PROCESSOR
REFERENCE
D-A
CONVERTER
n
bits
Digital
ADC
Channel
DSP
Memory
DAC
time
ADC SAMPLED AND
QUANTIZED WAVEFORM
time
DAC RECONSTRUCTED
WAVEFORM
RESOLUTION
RESOLUTION
== NNBITS
BITS
ANALOG
OUTPUT
Digital Input
Analog Output =
x Reference Input
(2 - 1)
N
Sampling Process
Representing
y(t)
y(n)
y(n+1)
AMPLITUDE
QUANTIZATION
t
n-1 n n+1
n+3
DISCRETE
TIME SAMPLING
ts
Quantization Process
Quantization Process
ANALOG OUTPUT
7/8
6/8
5/8
4/8
1 LSB
3/8
2/8
1/8
001
010
011
100
101
DIGITAL INPUT
110
111
LSB, mV
(10V FS)
%
Full Scale
ppm
Full Scale
dB
Full Scale
256
39.1
0.391
3906
-48.0
10
1024
9.77
0.098
977
-60.0
12
4096
2.44
0.024
244
-72.0
14
16,384
0.610
0.006
61
-84.0
16
65,536
0.153
0.0015
15
-96.0
18
262,164
0.038
0.00038
3.8
-108.0
20
1,048,576
0.0095
0.00010
1.0
-120.0
FS - 1LSB
FS - 1LSB
0
ALL
"1"s
-FS
UNIPOLAR
OFFSET BINARY
ALL
"1"s
-(FS - 1LSB)
2s COMPLEMENT
ACTUAL
ACTUAL
IDEAL
GAIN
ERROR
IDEAL
ZERO ERROR
OFFSET
NO GAIN ERROR:
ZERO ERROR = OFFSET ERROR
0
ACTUAL
ACTUAL
IDEAL
IDEAL
0
0
ZERO ERROR
OFFSET
ERROR
NO GAIN ERROR:
ZERO ERROR = OFFSET ERROR
ZERO ERROR
Monotonicity
n+1
n+2
n+3
n+1
n+2
n+3
Monotonicity
FS
IDEAL
ANALOG
OUTPUT
ACTUAL
NON-MONOTONIC
000
001
010
011
100
101
110
DIGITAL INPUT
111
DC Specifications (INL)
Integral Non-Linearity (INL) is the deviation of an actual output
voltage from the ideal output voltage on a straight line drawn
between the end points of the transfer function.
INL is calculated after offset and gain errors are removed
INL error results in additive harmonics and spurs
SFDR
THD
SNR
Frequency
can be closely
correlated to SFDR for low
frequencies below the
knee
Dynamic errors include:
Nonlinear
output impedance
Digital Feedthrough
Signal-dependant glitching
or settling
AD9754:
Linearity
Calibration
and Impact
on AC
Performance
78 dB SFDR
83 dB SFDR
Settling Issues
Nonideal
Response
Clock / Data
Feedthrough
Ideal
DNL
Error
Response
Nonlinear
Slewing
Glitch
Impulse
Clock to
Output Delay
Time
VREF
R1
Not
R2
R3
R4
RN
a Practical Approach
Output is Monotonic
For N Bit Resolution, 2N Resistors (Taps) are Required
VOUT
x1
VREF
R1
R1
R2
R2
R3
R3
R4
R4
RN
RN
x1
VOUT
x1
SW1
VOUT
SW2
SW3
+
-
OFFS
SAR
+
-
SW1
SW2
SW3
1=Closed
Acquire
Hold
A Simple Binary-Weighted
D-A Converter
V
R
RF
S1
2R
S2
4R
S3
VOUT= -IRF
2R
2R
2R
2R
2R
Segmented R-2R
Multiplying DAC
VREF
DIGITAL
INPUT
R-2R
V or I
OUTPUT
DAC
CFB
RFB
VREF
DVREF
R
RS
CO
Good
Best DC Performance
VCC
RFB
IOUT
IOUT
RLOAD
VOUT
VCOMP
Compliance Voltage
Virtual Ground
String
Inherent Monotonicity
Compact Design Leading to the basis of Multi-Channel DACs
Difficult to get High performance INL
R-2R Ladder
Good DC performance
Suffer from distributed R-C effects and signal-dependant loading in
frequency-domain applications
Multiplying Capability
Can Operate in Voltage Mode for Single Supply Applications
Switched Current
CMOS
(cont):
Switched Current
Low
LowNoise/Jitter
Noise/Jitter
Clock
ClockSource
Source
RF OUT
Trig IN
Low
LowNoise/Jitter
Noise/Jitter
Pulse
PulseGenerator
Generator
High
HighPerformance
Performance
Spectrum
SpectrumAnalyzer
Analyzer
RF IN
CH 1 CH 2
Clock IN
Digital
DigitalData
Data
Generator
Generator
Ext. Clk.
16
Output
(Diff. or S/E)
TxDAC
TxDAC
Evaluation
EvaluationBoard
Board
WWW.ANALOG.COM